CP3BT26 Datasheet, PDF (33/375 Pages) National Semiconductor (TI) – Reprogrammable Connectivity Processor with Bluetooth-R, USB, and CAN Interfaces

CP3BT26
www.ti.com
SNOSAE5D – FEBRUARY 2007 – REVISED DECEMBER 2013
6.4.5 Static Zone 2 Configuration Register (SZCFG2)
The SZCFG2 register is a word-wide, read/write register that controls the timing and bus characteristics
for off-chip accesses selected with the SEL2 output signal.
At reset, the register is initialized to 069Fh. The register format is shown below.
7
BW
15
WAIT
HOLD
RBE
WBR
BW
FRE
IPST
IPRE
6
WBR
5
RBE
4
3
HOLD WAIT
2
0
WAIT
Reserved
12
11
10
9
8
FRE
IPRE
IPST
Res.
The Memory Wait field specifies the number of TIW (internal wait state) clock cycles added for each memory access,
ranging from 000b for no additional TIW wait cycles to 111b for seven additional TIW wait cycles. These bits are ignored if
the SZCFG2.FRE bit is set.
The Memory Hold field specifies the number of T_hold clock cycles used for each memory access, ranging from 00b for no
T_hold cycles to 11b for three T_hold clock cycles. These bits are ignored if the SZCFG2.FRE bit is set.
The Read Burst Enable enables burst cycles on 16-bit reads from 8-bit bus width regions of the address space. This bit is
ignored when the SZCFG2.FRE bit is set or the SZCFG2.BW is clear.
0 – Burst read disabled.
1 – Burst read enabled.
The Wait on Burst Read bit controls if a wait state is added on burst read transaction. This bit is ignored, when
SZCFG2.FRE bit is set or when SZCFG2.RBE is clear.
0 – No TBW on burst read cycles.
1 – One TBW on burst read cycles.
The Bus Width bit controls the bus width of the zone.
0 – 8-bit bus width.
1 – 16-bit bus width.
The Fast Read Enable bit controls whether fast read bus cycles are used. A fast read operation takes one clock cycle. A
normal read operation takes at least two clock cycles.
0 – Normal read cycles.
1 – Fast read cycles.
The Post Idle bit controls whether an idle cycle follows the current bus cycle, when the next bus cycle accesses a different
zone.
0 – No idle cycle.
1 – Idle cycle inserted.
The Preliminary Idle bit controls whether an idle cycle is inserted prior to the current bus cycle, when the new bus cycle
accesses a different zone.
0 – No idle cycle.
1 – Idle cycle inserted.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CP3BT26
MEMORY
33