MSC1200_06 Datasheet, PDF (30/92 Pages) Texas Instruments – Precision Analog-to-Digital Converter (ADC) and Current-Output Digital Converter (DAC)

MSC1200
MSC1201
MSC1202
SBAS317E − APRIL 2004 − REVISED MAY 2006
SPI
The MSC120x implement a basic SPI interface that
includes the hardware for simple serial data transfers.
Figure 17 shows a block diagram of the SPI. The
peripheral supports master and slave modes, full duplex
data transfers, both clock polarities, both clock phases, bit
order, and slave select.
The timing diagram for supported SPI data transfers is
shown in Figure 18.
The I/O pins needed for data transfer are Data In (DIN),
Data Out (DOUT) and serial clock (SCK). The slave select
(SS) pin can also be used to control the output of data on
DOUT.
The DIN pin is used for shifting data in for both master and
slave modes.
The DOUT pin is used for shifting data out for both master
and slave modes.
The SCK pin is used to synchronize the transfer of data for
both master and slave modes. SCK is always generated
by the master. The generation of SCK in master mode can
be done either in software (by simply toggling the port pin),
or by configuring the output on the SCK pin via PASEL
(SFR F2h). A list of the most common methods of
generating SCK follows, but the complete list of clock
sources can be found by referring to the PASEL SFR.
www.ti.com
D Toggle SCK by setting and clearing the port pin.
D Memory Write Pulse (WR) that is idle high.
Whenever an external memory write command
(MOVX) is executed, a pulse is seen on P3.6. This
method can be used only if CPOL is set to ‘1’.
D Memory Write Pulse toggle version. In this mode,
SCK toggles whenever an external write command
(MOVX) is executed.
D T0_Out signal can be used as a clock. A pulse is
generated on SCK whenever Timer 0 expires. The
idle state of the signal is low, so this can be used
only if CPOL is cleared to ‘0’.
D T0_Out toggle. SCK toggles whenever Timer 0
expires.
D T1_Out signal can be used as a clock. A pulse is
generated whenever Timer 1 expires. The idle state
of the signal is low, so this can be used only if CPOL
is cleared to ‘0’.
D T1_Out toggle. SCK toggles whenever Timer 1
expires.
CNT INT
I2C INT
SPI /I²C
Data Write
DOUT
SPICON
I2CCON
Counter
TX_CLK
CNT_CLK
Logic
Start/Stop
Detect
SS
SCK/SCL
RX_CLK
I²C
Stretch
Control
SPI /I²C
Data Read
DIN
Pad Control
P1.2
DOUT
P1.4
SS
P3.6
SCK
P1.3
DIN
CLKS (refer to PASEL, SFR F2h)
Figure 17. SPI/I²C Block Diagram
30