 English |
|
|
|
|
|
|
|
| LP3470 Datasheet, PDF (3/22 Pages) National Semiconductor (TI) – Tiny Power On Reset Circuit | |||
| |||
| ◁ |
www.ti.com
5 Pin Configuration and Functions
DBV Package
5-Pin SOT-23
Top View
LP3470
SNVS003G â JUNE 1999 â REVISED APRIL 2016
SRT 1
GND 2
VCC1 3
5 Reset
4 VCC
PIN
NO.
NAME
1
SRT
2
GND
3
VCC1
4
VCC
5
Reset
Pin Functions
I/O
DESCRIPTION
O
Set reset time-out. Connect a capacitor between this pin and ground to select the reset time-out period (tRP).
tRP = 2000 à C1 (C1 in µF and tRP in ms). If no capacitor is connected, leave this pin floating.
â Ground pin.
I Always connect to pin VCC (Pin 4).
I Supply voltage, and reset threshold monitor input.
Open-drain, active-low reset output. Connect to an external pullup resistor. Reset changes from high to low
O whenever the monitored voltage (VCC) drops below the reset threshold voltage (VRTH). Once VCC exceeds
VRTH, Reset remains low for the reset time-out period (tRP) and then goes high.
Copyright © 1999â2016, Texas Instruments Incorporated
Product Folder Links: LP3470
Submit Documentation Feedback
3
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese