DRV8886AT Datasheet, PDF (28/40 Pages) Texas Instruments – 2-A Stepper Motor Driver With Integrated Current Sense and AutoTune Technology

DRV8886AT
SLVSDO1 – JANUARY 2017
www.ti.com
The driver is re-enabled after the OCP retry period (t_RETRY) has passed. The nFAULT pin becomes high again at
after the retry time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal
operation resumes and nFAULT remains deasserted.
7.3.11.4 Thermal Shutdown (TSD)
If the die temperature exceeds the T_TSD level, all MOSFETs in the H-bridge are disabled and the nFAULT pin is
driven low. When the die temperature falls below the T_TSD level, operation automatically resumes. The nFAULT
pin is released after operation resumes.
FAULT
VM undervoltage
(UVLO)
VCP undervoltage
(CPUV)
Overcurrent (OCP)
Thermal Shutdown
(TSD)
CONDITION
VM < V_UVLO
(max 7.8 V)
VCP < V_CPUV
(typ VM + 2.0 V)
I_OUT > I_OCP
(min 3 A)
T_J > T_TSD
(min 150°C)
Table 8. Fault Condition Summary
ERROR H-BRIDGE CHARGE INDEXER
REPORT
PUMP
DVDD
AVDD
nFAULT Disabled Disabled Disabled Operating Disabled
nFAULT Disabled Operating Operating Operating Operating
nFAULT Disabled Operating Operating Operating Operating
nFAULT Disabled Disabled Operating Operating Operating
RECOVERY
VM > V_UVLO
(max 8.0 V)
VCP > V_CPUV
(typ VM + 2.7 V)
t_RETRY
T_J < T_TSD - T_HYS
(T_HYS typ 20°C)
7.4 Device Functional Modes
The DRV8886AT device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is
disabled, the H-bridge FETs are disabled Hi-Z, and the regulators are disabled.
NOTE
The t_SLEEP time must elapse after a falling edge on the nSLEEP pin before the device is in
sleep mode. The DRV8886AT device is brought out of sleep mode automatically if
nSLEEP is brought logic high.
The t_WAKE time must elapse before the outputs change state after wake-up.
TI recommends to keep the STEP pin logic low when coming out of nSLEEP or when applying power.
If the ENABLE pin is brought logic low, the H-bridge outputs are disabled, but the internal logic is still active. A
rising edge on STEP advances the indexer, but the outputs do not change state until the ENABLE pin is
asserted.
Table 9 lists a summary of the functional modes.
Operating
Disabled
Sleep mode
Fault
encountered
Table 9. Functional Modes Summary
CONDITION
8 V < VM < 40 V
nSLEEP pin = 1
ENABLE pin = 1
8 V < VM < 40 V
nSLEEP pin = 1
ENABLE pin = 0
8 V < VM < 40
nSLEEP pin = 0
VM undervoltage (UVLO)
VCP undervoltage
(CPUV)
Overcurrent (OCP)
Thermal Shutdown
(TSD)
H-BRIDGE
Operating
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
CHARGE PUMP
Operating
Operating
Disabled
Disabled
Operating
Operating
Disabled
INDEXER
Operating
Operating
Disabled
Disabled
Operating
Operating
Operating
DVDD
Operating
Operating
Disabled
Operating
Operating
Operating
Operating
AVDD
Operating
Operating
Disabled
Disabled
Operating
Operating
Operating
28
Submit Documentation Feedback
Product Folder Links: DRV8886AT
Copyright © 2017, Texas Instruments Incorporated