English
Language : 

ADC12J1600_16 Datasheet, PDF (25/98 Pages) Texas Instruments – GSPS ADCs With Integrated DDC
◁
www.ti.com
ADC12J1600, ADC12J2700
SLAS969C – JANUARY 2014 – REVISED JULY 2015
Typical Characteristics (continued)
Unless otherwise noted, these specifications apply for V(VA12) = V(VD12) = 1.2 V, V(VA19) = 1.9 V, VIN FSR (AC coupled) =
Default setting, differential AC-coupled sinewave input clock, ƒ(DEVCLK) = 2.7 or 1.6 GHz at 0.5 VPP with 50% duty cycle,
R(RBIAS) = 3.3 kΩ ±0.1%, after a Foreground mode calibration with Timing Calibration enabled. TA = 25°C. VI = –1 dBFS.
10
10
9
9
8
7
8
6
7
0
4
8
ADC12J1600
12 16 20
Decimation Factor
24 28 32
D119
FIN = 2483 MHz
Figure 33. ENOB vs Decimation Setting
10
9
5
-10
-5
0
5
10
All Supply Variation from Nominal (%)
D103
ADC12J1600 DDC bypass mode
FIN = 608 MHz
Figure 34. ENOB vs Supply Voltage
-50
THD (dBFS)
HD2 (dBFS)
-60
HD3 (dBFS)
8
-70
7
-80
6
-90
5
-50
-25
ADC12J1600
0
25
50
Temperature (°C)
DDC bypass mode
75
100
D106
FIN = 608 MHz
Figure 35. ENOB vs Temperature
-50
THD (dBFS)
HD2 (dBFS)
-60
HD3 (dBFS)
-100
0 300 600 900 1200 1500 1800 2100 2400 2700 3000
Input Frequency (MHz)
D100
ADC12J1600
DDC bypass mode
Figure 36. THD, H2, H3 vs Input Frequency
-50
THD (dBFS)
HD2 (dBFS)
-60
HD3 (dBFS)
-70
-70
-80
-80
-90
-90
-100
-10
-5
0
5
10
All Supply Variation from Nominal (%)
D104
ADC12J1600 DDC bypass mode
FIN = 608 MHz
Figure 37. THD, H2, H3 vs Supply Voltage
-100
-50
-25
ADC12J1600
0
25
50
Temperature (°C)
DDC bypass mode
75
100
D107
FIN = 608 MHz
Figure 38. THD, H2, H3 vs Temperature
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: ADC12J1600 ADC12J2700
 ▷