TLC5954 Datasheet, PDF(24/45 Page) Texas Instruments – TLC5954 48-Channel, Constant-Current LED Driver with Global Brightness Control, LED Open-Short Detection, and Power-Save Mode

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TLC5954 Datasheet, PDF (24/45 Pages) Texas Instruments – TLC5954 48-Channel, Constant-Current LED Driver with Global Brightness Control, LED Open-Short Detection, and Power-Save Mode

◁

TLC5954

SBVS241 â APRIL 2014

www.ti.com

8.4.3 Constant-Current Output On or Off Control

When BLANK is low, each OUTXn is controlled by the data in the output on or off data latch. When data

corresponding to an output equal 1, the output turns on; when data corresponding to an output equal 0, the

output turns off. When BLANK is high, all OUTXn are forced off. When the device is powered on, the data in the

output on or off data latch are set to 0. A truth table for the on or off control data is shown in Table 4.

Table 4. On or Off Control Data Truth Table

ON OR OFF CONTROL DATA

0 (default)

CONSTANT-CURRENT OUTPUT STATUS

Off

8.4.4 Power-Save Mode

The power-save mode control bits are assigned in the BC and FC data latch. The device dissipation current

becomes 7 Î¼A (typ) in this mode. In PSM, all analog circuits (such as the constant-current outputs and the LOD

and LSD circuit) do not function. However, logic circuits (such as the common shift register, on-off data latch, and

BC and FC data latch) do function. When the two bits in PSMODE are 01b, 10b, or 11b, the power-save mode is

enabled. When the two bits are 11b, the device is always in power-save mode. When the two bits are set to 00b,

the device is always in normal operation. If all 0s are written in the output on-off data latch, the device goes into

power-save mode when the two bits are 01b or 10b. When a rising edge is generated at SCLK with the two

PSMODE bits set to 01b, the device exits PSM and returns to normal operation. When data in the output on-off

data latch are not all 0s, and when the two PSMODE bits set to 10b, the device exits PSM and returns to normal

operation. All OUTXn are turned on after the device exits PSM. Figure 32 and Figure 33 provide power-save

mode timing diagrams for PSMODE set to 01b and 10b, respectively. The BLANK level should go low after tSU2

or tSU3 when the device exists PSM and returns to normal mode because the output current may be unstable

immediately after starting normal mode.

Submit Documentation Feedback

Product Folder Links: TLC5954

▷