English
Language : 

DAC121C085CIMM Datasheet, PDF (23/34 Pages) Texas Instruments – 12-Bit Micro Power Digital-to-Analog Converter
DAC121C081, DAC121C085
www.ti.com
SNAS395D – DECEMBER 2007 – REVISED MARCH 2013
DSP/MICROPROCESSOR INTERFACING
Interfacing the DAC121C081 to microprocessors and DSPs is quite simple. The following guidelines are offered
to simplify the design process.
Interfacing to the 2-wire Bus
Figure 32 shows a microcontroller interfacing to the DAC121C081 via the 2-wire bus. Pull-up resistors (Rp)
should be chosen to create an appropriate bus rise time and to limit the current that will be sunk by the open-
drain outputs of the devices on the bus. Please refer to the I2C® Specification for further details. Typical pull-up
values to use in Standard-Fast mode bus applications are 2kΩ to 10kΩ. SCL and SDA series resisters (RS) near
the DAC121C081 are optional. If high-voltage spikes are expected on the 2-wire bus, series resistors should be
used to filter the voltage on SDA and SCL. The value of the series resistance must be picked to ensure the VIL
threshold can be achieved. If used, RS is typically 51Ω.
Regulated Supply
VA
VREF
DAC121C081/5
RS*
SDA
SCL
RS*
ADC121C021
SDA
SCL
RP RP
VDD
uController
SDA
SCL
I2C Device
SDA
SCL
*NOTE: RS is optional.
Figure 32. Serial Interface Connection Diagram
Interfacing to a Hs-mode Bus
Interfacing to a Hs-mode bus is very similar to interfacing to a Standard-Fast mode bus. In Hs-mode, the
specified rise time of SCL is shortened. To create a faster rise time, the master device (microcontroller) can drive
the SCL bus high and low. In other words, the microcontroller can drive the line high rather than leaving it to the
pull-up resistor. It is also possible to decrease the value of the pull-up resistors or increase the pull-up current to
meet the tighter timing specs. Please refer to the I2C® Specification for further details.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: DAC121C081 DAC121C085