AM3894_15 Datasheet, PDF (205/313 Pages) Texas Instruments – Sitara ARM Microprocessors

www.ti.com
AM3894
AM3892
SPRS681G – OCTOBER 2010 – REVISED MARCH 2015
Table 9-36. EDMA Transfer Controller (EDMA TPTC) Control Registers
TPTC0 HEX
ADDRESS
0x4980 0000
0x4980 0004
0x4980 0100
0x4980 0120
0x4980 0124
0x4980 0128
0x4980 012C
0x4980 0130
0x4980 0140
0x4980 0240
0x4980 0244
0x4980 0248
0x4980 024C
0x4980 0250
0x4980 0254
0x4980 0258
0x4980 025C
0x4980 0260
0x4980 0280
0x4980 0284
0x4980 0288
0x4980 0300
0x4980 0304
0x4980 0308
0x4980 030C
0x4980 0310
0x4980 0314
0x4980 0340
0x4980 0344
0x4980 0348
0x4980 034C
0x4980 0350
0x4980 0354
0x4980 0380
0x4980 0384
0x4980 0388
TPTC1 HEX
ADDRESS
0x4990 0000
0x4990 0004
0x4990 0100
0x4990 0120
0x4990 0124
0x4990 0128
0x4990 012C
0x4990 0130
0x4990 0140
0x4990 0240
0x4990 0244
0x4990 0248
0x4990 024C
0x4990 0250
0x4990 0254
0x4990 0258
0x4990 025C
0x4990 0260
0x4990 0280
0x4990 0284
0x4990 0288
0x4990 0300
0x4990 0304
0x4990 0308
0x4990 030C
0x4990 0310
0x4990 0314
0x4990 0340
0x4990 0344
0x4990 0348
0x4990 034C
0x4990 0350
0x4990 0354
0x4990 0380
0x4990 0384
0x4990 0388
TPTC2 HEX
ADDRESS
0x49A0 0000
0x49A0 0004
0x49A0 0100
0x49A0 0120
0x49A0 0124
0x49A0 0128
0x49A0 012C
0x49A0 0130
0x49A0 0140
0x49A0 0240
0x49A0 0244
0x49A0 0248
0x49A0 024C
0x49A0 0250
0x49A0 0254
0x49A0 0258
0x49A0 025C
0x49A0 0260
0x49A0 0280
0x49A0 0284
0x49A0 0288
0x49A0 0300
0x49A0 0304
0x49A0 0308
0x49A0 030C
0x49A0 0310
0x49A0 0314
0x49A0 0340
0x49A0 0344
0x49A0 0348
0x49A0 034C
0x49A0 0350
0x49A0 0354
0x49A0 0380
0x49A0 0384
0x49A0 0388
TPTC3 HEX
ADDRESS
0x49B0 0000
0x49B0 0004
0x49B0 0100
0x49B0 0120
0x49B0 0124
0x49B0 0128
0x49B0 012C
0x49B0 0130
0x49B0 0140
0x49B0 0240
0x49B0 0244
0x49B0 0248
0x49B0 024C
0x49B0 0250
0x49B0 0254
0x49B0 0258
0x49B0 025C
0x49B0 0260
0x49B0 0280
0x49B0 0284
0x49B0 0288
0x49B0 0300
0x49B0 0304
0x49B0 0308
0x49B0 030C
0x49B0 0310
0x49B0 0314
0x49B0 0340
0x49B0 0344
0x49B0 0348
0x49B0 034C
0x49B0 0350
0x49B0 0354
0x49B0 0380
0x49B0 0384
0x49B0 0388
ACRONYM
PID
TCCFG
TCSTAT
ERRSTAT
ERREN
ERRCLR
ERRDET
ERRCMD
RDRATE
SAOPT
SASRC
SACNT
SADST
SABIDX
SAMPPRXY
SACNTRLD
SASRCBREF
SADSTBREF
DFCNTRLD
DFSRCBREF
DFDSTBREF
DFOPT0
DFSRC0
DFCNT0
DFDST0
DFBIDX0
DFMPPRXY0
DFOPT1
DFSRC1
DFCNT1
DFDST1
DFBIDX1
DFMPPRXY1
DFOPT2
DFSRC2
DFCNT2
REGISTER NAME
Peripheral Identification
EDMA3TC Configuration
EDMA3TC Channel Status
Error Status
Error Enable
Error Clear
Error Details
Error Interrupt Command
Read Rate Register
Source Active Options
Source Active Source Address
Source Active Count
Source Active Destination
Address
Source Active Source B-Index
Source Active Memory
Protection Proxy
Source Active Count Reload
Source Active Source Address
B-Reference
Source Active Destination
Address B-Reference
Destination FIFO Set Count
Reload
Destination FIFO Set
Destination Address B
Reference
Destination FIFO Set
Destination Address B
Reference
Destination FIFO Options 0
Destination FIFO Source
Address 0
Destination FIFO Count 0
Destination FIFO Destination
Address 0
Destination FIFO BIDX 0
Destination FIFO Memory
Protection Proxy 0
Destination FIFO Options 1
Destination FIFO Source
Address 1
Destination FIFO Count 1
Destination FIFO Destination
Address 1
Destination FIFO BIDX 1
Destination FIFO Memory
Protection Proxy 1
Destination FIFO Options 2
Destination FIFO Source
Address 2
Destination FIFO Count 2
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3894 AM3892
Peripheral Information and Timings 205