TMS320DA707B Datasheet, PDF (20/91 Pages) Texas Instruments – Floating-Point Digital Signal Processors

Aureus TMS320DA707, TMS320DA707B, TMS320DA787B
Floating-Point Digital Signal Processors
SPRS279E – JULY 2005 – REVISED FEBRUARY 2008
www.ti.com
The crossbar switch supports parallel accesses from different bus masters to different targets. When two
or more bus masters contend for the same target beginning at the same cycle, then the highest-priority
master is given ownership of the target while the other master(s) are stalled. However, once ownership of
the target is given to a bus master, it is allowed to complete its access before ownership is arbitrated
again. Following are two examples.
Example 1: Simultaneous accesses without conflict
• dMAX MAX0 accesses McASP Data Port for transfer of audio data.
• dMAX MAX1 accesses SPI port for control processing.
• CPU fills program cache from EMIF.
Example 2: Conflict over a shared resource
• dMAX MAX0 accesses RTI port for McASP sample rate measurement.
• dMAX MAX1 accesses SPI port for control processing.
In Example 2, both masters contend for the same target, the peripheral configuration bus. The MAX0
access will be given priority over the MAX1 access.
The master priority is illustrated in Figure 2-6 by the numbers 1 through 3 in the bus arbiter symbols. Note
that the EMIF arbitration is distributed so that only one bridge crossing is necessary for PMP accesses.
The effect is that PMP has 4th priority to the EMIF but lower latency.
A bus bridge is needed between masters and targets which run at different clock rates. The bus bridge
contains a small FIFO to allow the bridge to accept an incoming (burst) access at one clock rate and pass
it through the bridge to a target running at a different rate. Table 2-7 lists the FIFO properties of the four
bridges (BR1, BR2, BR3, and BR4) in Figure 2-6.
LABEL
BR1
BR2
BR3
BR4
Table 2-7. Bus Bridges
BRIDGE DESCRIPTION
DMP Bridge to peripherals, dMAX, EMIF
dMAX to ROM/RAM (CSP)
PMP to EMIF
CPU and dMAX to EMIF
MASTER CLOCK
SYSCLK1
SYSCLK2
SYSCLK1
SYSCLK2
TARGET CLOCK
SYSCLK2
SYSCLK1
SYSCLK3
SYSCLK3
20
Device Overview
Submit Documentation Feedback