OMAP-L132 Datasheet, PDF (20/227 Pages) Texas Instruments – OMAP-L132 C6-Integra DSP+ARM Processor

OMAP-L132
SPRS762 – AUGUST 2011
www.ti.com
2.5 Memory Map Summary
Start Address
0x0000 0000
0x0000 1000
0x0070 0000
0x0080 0000
0x0084 0000
0x00E0 0000
0x00E0 8000
0x00F0 0000
0x00F0 8000
0x0180 0000
0x0181 0000
0x0181 1000
0x0181 2000
0x0181 3000
0x0182 0000
0x0183 0000
0x0184 0000
0x0185 0000
0x01BC 0000
0x01BC 1000
0x01BC 1800
0x01BC 1900
0x01C0 0000
0x01C0 8000
0x01C0 8400
0x01C0 8800
0x01C1 0000
0x01C1 1000
0x01C1 2000
0x01C1 4000
0x01C1 5000
0x01C2 0000
0x01C2 1000
0x01C2 2000
0x01C2 3000
0x01C2 4000
0x01C4 0000
0x01C4 1000
End Address
0x0000 0FFF
0x006F FFFF
0x007F FFFF
0x0083 FFFF
0x00DF FFFF
0x00E0 7FFF
0x00EF FFFF
0x00F0 7FFF
0x017F FFFF
0x0180 FFFF
0x0181 0FFF
0x0181 1FFF
0x0181 2FFF
0x0181 FFFF
0x0182 FFFF
0x0183 FFFF
0x0184 FFFF
0x01BB FFFF
0x01BC 0FFF
0x01BC 17FF
0x01BC 18FF
0x01BF FFFF
0x01C0 7FFF
0x01C0 83FF
0x01C0 87FF
0x01C0 FFFF
0x01C1 0FFF
0x01C1 1FFF
0x01C1 3FFF
0x01C1 4FFF
0x01C1 FFFF
0x01C2 0FFF
0x01C2 1FFF
0x01C2 2FFF
0x01C2 3FFF
0x01C3 FFFF
0x01C4 0FFF
0x01C4 1FFF
Table 2-4. OMAP-L132 Top Level Memory Map
Size ARM Mem Map DSP Mem Map
EDMA Mem Map
4K
PRUSS Mem
Map
PRUSS Local
Address
Space
Master
Peripheral
Mem Map
1024K
256K
DSP L2 ROM ⁽¹⁾
DSP L2 RAM
32K
DSP L1P RAM
32K
DSP L1D RAM
64K
DSP Interrupt
Controller
4K
DSP Powerdown
Controller
4K
DSP Security ID
4K
DSP Revision ID
52K
-
64K
DSP EMC
64K
DSP Internal
Reserved
64K
DSP Memory
System
4K
ARM ETB
memory
2K
ARM ETB reg
256
ARM Ice
Crusher
32K
EDMA3 CC
1K
EDMA3 TC0
1K
EDMA3 TC1
4K
PSC 0
4K
PLL Controller 0
4K
SYSCFG0
4K
Timer0
4K
Timer1
4K
I2C 0
4K
RTC
4K
MMC/SD 0
4K
SPI 0
(1) The DSP L2 ROM is used for boot purposes and cannot be programmed with application code
20
Device Overview
Submit Documentation Feedback
Product Folder Link(s): OMAP-L132
Copyright © 2011, Texas Instruments Incorporated