DS91C180_13 Datasheet, PDF (2/18 Pages) Texas Instruments – 100 MHz M-LVDS Line Driver/Receiver Pair

DS91C180, DS91D180
SNLS158M – MARCH 2006 – REVISED APRIL 2013
www.ti.com
Figure 1. Connection Diagram
Top View
See Package Number D0014A
Logic Diagram
M-LVDS Receiver Types
The EIA/TIA-899 M-LVDS standard specifies two different types of receiver input stages. A type 1 receiver has a
conventional threshold that is centered at the midpoint of the input amplitude, V_ID/2. A type 2 receiver has a built
in offset that is 100mV greater than V_ID/2. The type 2 receiver offset acts as a failsafe circuit where open or short
circuits at the input will always result in the output stage being driven to a low logic state.
Type 1
Type 2
2.4 V
xxxxxxxx High
V_ID
High
150 mV
50 mV
0V
-50 mV
Low
Low
-2.4 V
Transition Region
Figure 2. M-LVDS Receiver Input Thresholds
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
2
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DS91C180 DS91D180