English
Language : 

BQ2063_15 Datasheet, PDF (18/60 Pages) Texas Instruments – SBS v1.1-COMPLIANT Li-ION GAS-GAUGE IC
bq2063
Not Recommended For New Designs
SBS v1.1ĆCOMPLIANT LiĆION GASĆGAUGE IC
WITH PROTECTOR INTERFACE
SLUS468E− MAY 2001 − REVISED APRIL 2002
SAFETY output (continued)
VCC
FUSE
Cell 4
BAT+
1 MΩ
0.1 µF
BSS84
SAFETY
100 kΩ
1 MΩ
2N7002
Figure 7. Example SAFETY Circuit Implementation
low-power storage mode
The bq2063 enters low-power mode 5-8 seconds after receiving the Enable Low-Power command. In this mode
the bq2063 consumes less than 10 µA. A rising edge on SMBC, SMBD, or HDQ16 restores the bq2063 to the
full operating mode. The bq2063 does not perform any gas-gauge functions during low-power storage mode.
device reset
The bq2063 can be reset with commands over the HDQ16 or SMBus. Upon reset, the bq2063 initializes its
internal registers with the information contained in the configuration EEPROM. The following command
sequence initiates a full bq2063 reset:
1. Write 0x005a to address 0x4f
2. Write 0x0000 to address 0x7d
3. Write 0x0080 to address 0x7d
A partial reset of the bq2063 occurs if step one is omitted. All initial program values are read from EEPROM
for both full and partial resets. A full reset initializes MaxError( ) = 100%, sets RELEARN FLAG (bit 7) in
BatteryMode, and initializes RM from EEPROM 0x2c−2d . This initial RM value should be programmed to zero
for secondary (rechargeable) batteries. A partial reset leaves MaxError( ), RELEARN_FLAG, and RM
unchanged.
communication
The bq2063 includes two types of communication ports: SMBus and HDQ16. The SMBus interface is a 2-wire
bidirectional protocol using the SMBC (clock) and SMBD (data) pins. The HDQ16 interface is a 1-wire
bidirectional protocol using the HDQ16 pin. All three communication lines are isolated from VCC and may be
pulled-up higher than VCC. Also, the bq2063 does not pull these lines low if VCC to the part is zero . HDQ16
should be pulled down with a 100-kΩ resistor, or may be grounded, if not used.
The communication ports allow a host controller, an SMBus compatible device, or other processor to access
the memory registers of the bq2063. In this way a system can efficiently monitor and manage the battery.
SMBus
The SMBus interface is a command-based protocol. A processor acting as the bus master initiates
communication to the bq2063 by generating a START condition. A START condition consists of a high-to-low
transition of the SMBD line while the SMBC is high. The processor then sends the bq2063 device address of
18
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265