LP3923_15 Datasheet, PDF (15/37 Pages) Texas Instruments – Cellular Phone Power Management Unit

LP3923
www.ti.com
SNVS567B – APRIL 2010 – REVISED MAY 2013
LP3923 Serial Port Communication: Slave Address Code: 7h'7E
Table 4. Control Registers⁽¹⁾
Addr
8h'00
8h'01
8h'02
8h'03
8h'04
8h'05
8h'06
8h'07
8h'08
8h'0C
Register
(Default value)*
OP_EN1
(01000111)
LDO1PGM O/P
SEL=BATT
(00001100)
SEL=GND
(00011011)
LDO2 Program O/P
SEL=BATT
(00001100)
SEL=GND
(00011011)
LDO3 PGM O/P
(00011011)
LDO4 PGM O/P
(00011011)
LDO5 PGM O/P
(00011011)
LDO6 PGM O/P
(00011011)
LDO7 PGM O/P
(00011011)
LDO8 PGM O/P
(00011011)
Status1
Trig.-
PWR_ON(10000010)
Trig.-
HF_PWR(01000010)
Trig.-CHG_IN
(00100010)
D7
BUCK_
PWM
X
X
X
X
X
X
X
X
PWR_ON
TRIG
D6
EN_
BUCK
X
X
X
X
X
X
X
X
HF_PWR
TRIG
8h'10
CHARGER Control 1
(00010 001)
X
X
8h'11
8h'12
8h'13
8h'14
8h'1C
CHARGER Control 2
(00000111)
CHARGER Control 3
(00011001)
CHARGER Status 1
(0000 0000)
CHARGER Status 2
(00000000)
MISC Control1
(00000000)
X
X
BATT_
OVER_OUT
X
X
X
X
CHGIN_
OK_OUT
X
X
D5
D4
D3
X
X
EN_LDO8
X
LDO1_
LDO1_
V1_OP[4] V1_OP[3]
X
LDO2_
LDO2_
V2_OP[4] V2_OP[3]
X
LDO3_
LDO3_
V3_OP[4] V3_OP[3]
X
LDO4_
LDO4_
V4_OP[4] V4_OP[3]
X
LDO5_
LDO5_
V5_OP[4] V5_OP[3]
X
LDO6_
LDO6_
V6_OP[4] V6_OP[3]
X
LDO7_
LDO7_
V7_OP[4] V7_OP[3]
X
LDO8_
LDO8_
V8_OP[4] V8_OP[3]
CHG_IN
TRIG
X
TSD_H
Force_
EOC
PROG_
PROG_
CHGTIME[1 CHGTIME[0
]
]
X
PROG_
ICHG[4]
PROG_
ICHG[3]
VTERM[
1]
VTERM[0]
PROG_
EOC[1]
EOC
TOUT_
TOUT_
FULLRATE PRECHG
X
X
X
X
X
X
D2
EN_LDO7
LDO1_
V1_OP[2]
LDO2_
V2_OP[2]
LDO3_
V3_OP[2]
LDO4_
V4_OP[2]
LDO5_
V5_OP[2]
LDO6_
V6_OP[2]
LDO7_
V7_OP[2]
LDO8_
V8_OP[2]
TSD_L
EN_EOC
PROG_
ICHG[2]
PROG_
EOC[0]
X
X
X
D1
D0
EN_LDO2 EN_LDO1
LDO1_
LDO1_
V1_OP[1] V1_OP[0]
LDO2_
LDO2_
V2_OP[1] V2_OP[0]
LDO3_
V3_OP[1]
LDO4_
V4_OP[1]
LDO5_
V5_OP[1]
LDO6_
V6_OP[1]
LDO7_
V7_OP[1]
LDO8_
V8_OP[1]
LDO3_
V3_OP[0]
LDO4_
V4_OP[0]
LDO5_
V5_OP[0]
LDO6_
V6_OP[0]
LDO7_
V7_OP[0]
LDO8_
V8_OP[0]
FF
X
X
EN_CHG
PROG_
ICHG[1]
PROG_
VSTRT[1]
PROG_
ICHG[0]
PROG_
VSTART[0]
FULLRATE PRECHG
TOUT_
CONSTV
EN_
APU_TSD
BAD_BATT
PS_HOLD_
DELAY
(1) X — Not used.
BOLD locations are Read Only type.
NOTE: All Control registers apart from Charger Control registers (h'10 — h'12) are reset to default at the end of every Power Down
sequence.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: LP3923
Submit Documentation Feedback
15