English
Language : 

ADS61JB46 Datasheet, PDF (14/48 Pages) Texas Instruments – 14-Bit, Input-Buffered, 160-MSPS, Analog-to-Digital Converter with JESD204A Output Interface
ADS61JB46
SBAS611B – SEPTEMBER 2013 – REVISED OCTOBER 2013
www.ti.com
TYPICAL CHARACTERISTICS
At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, fS = 153.6 MSPS, sine-wave input clock,
1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 16-mA CML current, and 32k-
point FFT, unless otherwise noted. Note that after reset, the device is in 0-dB gain mode.
0
0
SFDR = 74.8 dBc
SFDR = 74.0 dBc
SNR = 75.0 dBFS
SNR = 74.8 dBFS
SINAD = 72.3 dBFS
SINAD = 71.8 dBFS
−20
THD = 74.7 dBc
−20 THD = 73.7 dBc
SFDR Non HD2, HD3
SFDR Non HD2, HD3
= 94.6 dBc
= 97.0 dBc
−40
−40
−60
−60
−80
−80
−100
−100
−120
0
10 20 30 40 50 60 70 76.8
Frequency (MHz)
G001
Figure 8. AMPLITUDE vs FREQUENCY
(20-MHz IF)
0
SFDR = 81.1 dBc
SNR = 72.9 dBFS
SINAD = 72.2 dBFS
−20
THD = 79.9 dBc
SFDR Non HD2, HD3
= 89.87 dBc
−40
−120
0
10 20 30 40 50 60 70 76.8
Frequency (MHz)
G002
Figure 9. AMPLITUDE vs FREQUENCY
(70-MHz IF)
0
SFDR = 67.8 dBc
SNR = 71.0 dBFS
SINAD = 65.5 dBFS
−20
THD = 65.9 dBc
SFDR Non HD2, HD3
= 83.44 dBc
−40
−60
−60
−80
−80
−100
−100
−120
0
10 20 30 40 50 60 70 76.8
Frequency (MHz)
G003
Figure 10. AMPLITUDE vs FREQUENCY
(190-MHz IF)
−120
0
10 20 30 40 50 60 70 76.8
Frequency (MHz)
G004
Figure 11. AMPLITUDE vs FREQUENCY
(300-MHz IF)
14
Submit Documentation Feedback
Product Folder Links: ADS61JB46
Copyright © 2013, Texas Instruments Incorporated