English
Language : 

LM3S9D92_16 Datasheet, PDF (1248/1412 Pages) Texas Instruments – Stellaris LM3S9D92 Microcontroller
Signal Tables
Table 24-2. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
PH3
I/O
TTL
GPIO port H bit 3.
EPI0S0
I/O
TTL
EPI module 0 signal 0.
83
Fault0
PhB0
I
TTL
PWM Fault 0.
I
TTL
QEI module 0 phase B.
USB0EPEN
O
TTL
Optionally used in Host mode to control an external power source
to supply power to the USB bus.
PH2
I/O
TTL
GPIO port H bit 2.
C1o
O
TTL
Analog comparator 1 output.
84
EPI0S1
I/O
TTL
EPI module 0 signal 1.
Fault3
I
TTL
PWM Fault 3.
IDX1
I
TTL
QEI module 1 index.
PH1
I/O
TTL
GPIO port H bit 1.
CCP7
I/O
TTL
Capture/Compare/PWM 7.
85
EPI0S7
I/O
TTL
EPI module 0 signal 7.
PWM3
O
TTL
PWM 3. This signal is controlled by PWM Generator 1.
PWM5
O
TTL
PWM 5. This signal is controlled by PWM Generator 2.
PH0
I/O
TTL
GPIO port H bit 0.
CCP6
I/O
TTL
Capture/Compare/PWM 6.
86
EPI0S6
I/O
TTL
EPI module 0 signal 6.
PWM2
O
TTL
PWM 2. This signal is controlled by PWM Generator 1.
PWM4
O
TTL
PWM 4. This signal is controlled by PWM Generator 2.
PJ1
I/O
TTL
GPIO port J bit 1.
EPI0S17
I/O
TTL
EPI module 0 signal 17.
I2C1SDA
I/O
OD
I2C module 1 data.
87
PWM1
O
TTL
PWM 1. This signal is controlled by PWM Generator 0.
USB0PFLT
I
TTL
Optionally used in Host mode by an external power source to
indicate an error state by that power source.
VDDC
88
-
Power Positive supply for most of the logic function, including the
processor core and most peripherals. The voltage on this pin is
1.3 V and is supplied by the on-chip LDO. The VDDC pins should
only be connected to the LDO pin and an external capacitor as
specified in Table 26-6 on page 1322 .
PB7
I/O
TTL
GPIO port B bit 7.
89
NMI
I
TTL
Non-maskable interrupt.
1248
Texas Instruments-Production Data
July 03, 2014