TMS320C6748BZWT4 Datasheet, PDF (120/273 Pages) Texas Instruments – TMS320C6748 Fixed- and Floating-Point DSP

TMS320C6748
SPRS590E – JUNE 2009 – REVISED AUGUST 2013
www.ti.com
5.11 DDR2/mDDR Memory Controller
The DDR2/mDDR Memory Controller is a dedicated interface to DDR2/mDDR SDRAM. It supports
JESD79-2A standard compliant DDR2 SDRAM devices and compliant Mobile DDR SDRAM devices.
The DDR2/mDDR Memory Controller support the following features:
• JESD79-2A standard compliant DDR2 SDRAM
• Mobile DDR SDRAM
• 256 MByte memory space for DDR2
• 256 MByte memory space for mDDR
• CAS latencies:
– DDR2: 2, 3, 4 and 5
– mDDR: 2 and 3
• Internal banks:
– DDR2: 1, 2, 4 and 8
– mDDR:1, 2 and 4
• Burst length: 8
• Burst type: sequential
• 1 chip select (CS) signal
• Page sizes: 256, 512, 1024, and 2048
• SDRAM autoinitialization
• Self-refresh mode
• Partial array self-refresh (for mDDR)
• Power down mode
• Prioritized refresh
• Programmable refresh rate and backlog counter
• Programmable timing parameters
• Little endian
5.11.1 DDR2/mDDR Memory Controller Electrical Data/Timing
Table 5-23. Switching Characteristics Over Recommended Operating Conditions for DDR2/mDDR
Memory Controller
No.
PARAMETER
1
t_{c(DDR_CLK)}
Cycle time,
DDR_CLKP / DDR_CLKN
(1) DDR2 is not supported at this voltage operating point.
DDR2
mDDR
1.3V, 1.2V
MIN MAX
125
156
105
150
1.1V
MIN MAX
125
150
100
133
1.0V
MIN
— ⁽¹⁾
MAX
— ⁽¹⁾
95
133
UNIT
MHz
120 Peripheral Information and Electrical Specifications
Copyright © 2009–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320C6748