TMS320DM6467T Datasheet, PDF (117/352 Pages) Texas Instruments – TMS320DM6467T Digital Media System-on-Chip

TMS320DM6467T
www.ti.com
SPRS605C – JULY 2009 – REVISED JUNE 2012
4.7.3.4 TSIF0 Output Signal Muxing (Serial/Parallel)
The TSIF 0 (TS0) output signals have muxing options for both parallel or serial operation as configured by
the TPSOMUX bits as shown in Table 4-29.
Table 4-29. TSIF0 Output Pin Muxing
TSPOMUX = 0x
UART0CTL = 00
UART0CTL ≠ 00
VP_CLKO3
VP_DIN7 ⁽¹⁾
VP_DIN6 ⁽¹⁾
VP_DIN5 ⁽¹⁾
VP_DIN4 ⁽¹⁾
VP_DIN3 ⁽¹⁾
VP_DIN2 ⁽¹⁾
VP_DIN1 ⁽¹⁾
VP_DIN0 ⁽¹⁾
VP_CLKO3
VP_DIN7 ⁽¹⁾
VP_DIN6 ⁽¹⁾
VP_DIN5 ⁽¹⁾
VP_DIN4 ⁽¹⁾
VP_DIN3 ⁽¹⁾
VP_DIN2 ⁽¹⁾
VP_DIN1 ⁽¹⁾
VP_DIN0 ⁽¹⁾
UDTR0
GP[36]
UDSR0
GP[37]
UDCD0
GP[38]
URIN0
URXD1 ⁽²⁾
GP[8]
URXD1 ⁽²⁾
TSPOMUX = 10
(PARALLEL)
TS0_CLKO
TS0_DOUT7 ⁽¹⁾
TS0_DOUT6 ⁽¹⁾
TS0_DOUT5 ⁽¹⁾
TS0_DOUT4 ⁽¹⁾
TS0_DOUT3 ⁽¹⁾
TS0_DOUT2 ⁽¹⁾
TS0_DOUT1 ⁽¹⁾
TS0_DOUT0 ⁽¹⁾
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
URXD1 ⁽²⁾
UTXD1 ⁽²⁾
UTXD1 ⁽²⁾
UTXD1 ⁽²⁾
(1) Function will be overridden by TSIF1 signals if TSSIMUX = 11 (PINMUX0 register).
(2) Function is determined by UART1CTL bit field value in the PINMUX1 register.
TSPOMUX = 11
(SERIAL)
TS0_CLKO
VP_DIN7 ⁽¹⁾
VP_DIN6 ⁽¹⁾
VP_DIN5 ⁽¹⁾
VP_DIN4 ⁽¹⁾
VP_DIN3 ⁽¹⁾
VP_DIN2 ⁽¹⁾
VP_DIN1 ⁽¹⁾
VP_DIN0 ⁽¹⁾
TS0_ENAO
TS0_PSTO
TS0_WAITIN
GP[8]
(see Table 4-22—TSPIMUX bit
field)
(also see Table 4-35)
TS0_DOUT7
Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6467T
Device Configurations 117