TMS570LS3137_15 Datasheet, PDF (111/173 Pages) Texas Instruments – TMS570LS3137 16- and 32-Bit RISC Flash Microcontroller

www.ti.com
TMS570LS3137
SPNS162C – APRIL 2012 – REVISED APRIL 2015
6.21.8 RAM Trace Port (RTP)
The RTP provides the ability to datalog the RAM contents of the TMS570 devices or accesses to
peripherals without program intrusion. It can trace all data write or read accesses to internal RAM. In
addition, it provides the capability to directly transfer data to a FIFO to support a CPU-controlled
transmission of the data. The trace data is transmitted over a dedicated external interface.
6.21.8.1 Features
The RTP offers the following features:
• Two modes of operation - Trace Mode and Direct Data Mode
– Trace Mode
• Nonintrusive data trace on write or read operation
• Visibility of RAM content at any time on external capture hardware
• Trace of peripheral accesses
• 2 configurable trace regions for each RAM module to limit amount of data to be traced
• FIFO to store data and address of data of multiple read/write operations
• Trace of CPU and/or DMA accesses with indication of the master in the transmitted data packet
– Direct Data Mode
• Directly write data with the CPU or trace read operations to a FIFO, without transmitting header
and address information
• Dedicated synchronous interface to transmit data to external devices
• Free-running clock generation or clock stop mode between transmissions
• Up to 100 Mbps/pin transfer rate for transmitting data
• Pins not used in functional mode can be used as GIOs
6.21.8.2 Timing Specifications
t_l(RTP)
t_cyc(RTP)
t_h(RTP)
t_l(RTP)
t_r
t_h(RTP)
t_f
t_cyc(RTP)
Figure 6-24. RTPCLK Timing
Table 6-44. RTPCLK Timing
PARAMETER
Clock period, prescaled from HCLK; must not be
faster than HCLK / 2
High pulse width
Low pulse width
MIN
11 (= 90 MHz)
((t_cyc(RTP))/2) - ((t_r+t_f)/2)
((t_cyc(RTP))/2) - ((t_r+t_f)/2)
MAX
UNIT
ns
ns
ns
Copyright © 2012–2015, Texas Instruments Incorporated
System Information and Electrical Specifications 111
Submit Documentation Feedback