DS90CR563_11 Datasheet, PDF (11/14 Pages) Texas Instruments – LVDS 18-Bit Color Flat Panel Display (FPD) Link- 65 MHz

AC Timing Diagrams (Continued)
DS012617-19
FIGURE 16. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR563)
FIGURE 17. Receiver Powerdown Delay
DS012617-20
DS012617-21
FIGURE 18. Transmitter Powerdown Delay
DS90CR563 Pin Descriptions — FPD Link Transmitter
Pin Name
TxIN
I/O No.
I 21
TxOUT+
O3
TxOUT−
O3
FPSHIFT IN
I
1
TxCLK OUT+ O 1
TxCLK OUT− O 1
PWR DOWN
I
1
V_CC
GND
PLL V_CC
I
4
I
5
I
1
Description
TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines — FPLINE,
FPFRAME, DRDY(also referred to as HSYNC, VSYNC, Data Enable)
Positive LVDS differential data output
Negative LVDS differential data output
TTL level clock input. The falling edge acts as data strobe
Positive LVDS differential clock output
Negative LVDS differential clock output
TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power
down
Power supply pins for TTL inputs
Ground pins for TTL inputs
Power supply pin for PLL
www.national.com
10