SRC4382_14 Datasheet, PDF (10/84 Pages) Texas Instruments – Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter

SRC4382
SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007
PIN CONFIGURATION
Top View
48 47 46 45 44 43 42 41 40 39 38 37
RX1+ 1
RX1- 2
RX2+ 3
RX2- 4
RX3+ 5
RX3- 6
RX4+ 7
RX4- 8
VCC 9
AGND 10
LOCK 11
RXCKO 12
SRC4382
36 SYNC
35 BLS
34 AESOUT
33 VDD33
32 TX+
31 TX-
30 DGND2
29 GPO4
28 GPO3
27 GPO2
26 GPO1
25 MCLK
13 14 15 16 17 18 19 20 21 22 23 24
www.ti.com
TQFP
NAME
RX1+
RX1–
RX2+
RX2–
RX3+
RX3–
RX4+
RX4–
VCC
AGND
LOCK
RXCKO
RXCKI
MUTE
RDY
DGND1
VDD18
CPM
CS or A0
CCLK or SCL
CDIN orA1
CDOUT or SDA
PIN NUMBER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
10
Submit Documentation Feedback
NC = No Connection
PIN DESCRIPTIONS
I/O
Input
Input
Input
Input
Input
Input
Input
Input
Power
Ground
Output
Output
Input
Input
Output
Ground
Power
Input
Input
Input
Input
I/O
DESCRIPTION
Line Receiver 1, Noninverting Input
Line Receiver 1, Inverting Input
Line Receiver 2, Noninverting Input
Line Receiver 2, Inverting Input
Line Receiver 3, Noninverting Input
Line Receiver 3, Inverting Input
Line Receiver 4, Noninverting Input
Line Receiver 4, Inverting Input
DIR Comparator and PLL Power Supply, +3.3V Nominal
DIR Comparator and PLL Power-Supply Ground
DIR PLL Lock Flag (active Low)
DIR Recovered Master Clock (tri-state output)
DIR Reference Clock
SRC Output Mute (active High)
SRC Ready Flag (active Low)
Digital Core Ground
Digital Core Supply, +1.8V Nominal
Control Port Mode, 0 = SPI Mode, 1 = I²C Mode
Chip Select (active Low) for SPI Mode or Programmable Slave Address for I²C Mode
Serial Data Clock for SPI Mode or I²C Mode
SPI Port Serial Data input or Programmable Slave Address for I²C Mode
SPI Port Serial Data Output (tri-state output) or Serial Data I/O for I²C Mode
Product Folder Link(s): SRC4382
Copyright © 2006–2007, Texas Instruments Incorporated