TLC3544 Datasheet, PDF (9/40 Pages) Texas Instruments – 5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS

TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
timing requirements over recommended operating free-air temperature range, AV_DD = 5 V, DV_DD
= 5 V, V_REFP = 5 V, V_REFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted)
SCLK, SDI, SDO, EOC and INT
PARAMETERS
MIN TYP
MAX UNIT
tc(1)
tw(1)
tr(1)
tf(1)
tsu(1)
Cycle time of SCLK at 25-pF load
Pulse width, SCLK high time at 25-pF load
DVDD = 2.7 V
DVDD = 5 V
Rise time for INT, EOC at 10-pF load
DVDD = 5 V
DVDD = 2.7 V
Fall time for INT, EOC at 10-pF load
DVDD = 5 V
DVDD = 2.7 V
Setup time, new SDI valid (reaches 90% final level) before falling edge of SCLK, at 25-pF
load
100
40^†
40%
6
ns
60%
6
10
6
10
tc(1)
ns
ns
– ns
th(1)
Hold time, old SDI hold (reaches 10% of old data level) after falling edge of SCLK, at
25-pF load
0
– ns
td(1)
Delay time, new SDO valid (reaches 90% of final level) after SCLK rising ^{DVDD= 5 V}
edge, at 10-pF load
DVDD = 2.7 V
0
0
th(2)
Hold time, old SDO hold (reaches 10% of old data level) after SCLK rising edge, at 10-pF
load
0
10
23^‡
ns
– ns
td(2)
Delay time, delay from sixteenth SCLK falling edge to EOC falling edge, normal sampling,
at 10-pF load
0
6 ns
td(3)
Delay time, delay from the sixteenth falling edge of SCLK to INT falling edge, at 10-pF
load [see the (‡) double dagger note and Note 6]
t(conv)
t(conv) + 6 µs
† _{The minimum pulse width of SCLK high is 12.5 ns. The minimum pulse width of SCLK low is 12.5 ns.}
‡ _{Specified by design}
NOTE 6: For normal short sampling, td(3) is the delay from 16th falling edge of SCLK to INT falling edge.
For normal long sampling, td(3) is the delay from 48th falling edge of SCLK to the falling edge of INT.
Conversion time, t(conv) is equal to 18 × OSC + 15 ns when using internal OSC as conversion clock, or 72 × tc(1) + 15 ns when external
SCLK is conversion clock source.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
9