English
Language : 

THS8136 Datasheet, PDF (9/17 Pages) Texas Instruments – TRIPLE 10-BIT 180-MSPS GRAPHICS AND VIDEO DAC
THS8136
www.ti.com ........................................................................................................................................................................................... SLES236 – NOVEMBER 2008
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
Supply voltage
Digital input voltage range to DVSS
TA
Operating free-air temperature range
Tstg Storage temperature range
AVDD to AVSS
DVDD to DVSS
AVSS to DVSS
–0.5 V to 3.6 V
–0.5 V to 1.95 V
–0.5 to 0.5 V
–0.5 V to (DVDD + 0.5) V
–40°C to 85°C
–55°C to 150°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
POWER DISSIPATION RATINGS(1)
BOARD
Low-K (2)
High-K(3)
PACKAGE
TQFP-48-PHP
TQFP-48-PHP
RθJC
33.0°C/W
33.0°C/W
RθJA
67.60°C/W
29.04°C/W
(1) Specified with 105°C maximum junction temperature (TJ).
(2) Specified with thermal pad not soldered to the PCB
(3) Specified with thermal pad soldered to 2-oz Cu plate PCB thermal plane.
TA ≤ 25°C
POWER RATING
1.18 W
2.75 W
TA = 85°C
POWER RATING
0.296 W
0.689 W
RECOMMENDED OPERATING CONDITIONS
Power Supply
AVDD
DVDD
Digital and Reference Inputs
VIH
High-level input voltage
VIL
Low-level input voltage
fCLK
Clock frequency
tw(CLKH)
Pulse duration, clock high
tw(CLKL)
RFS(nom)
Pulse duration, clock low
FSADJ resistor(1)
MIN NOM MAX UNIT
3 3.3 3.6 V
1.65 1.8 1.95 V
1.2
DVSS
0
40%
40%
DVDD V
0.7 V
180 MHz
60%
CLK
period
60%
CLK
period
3.8
kΩ
(1) RFS should be chosen such that the maximum full-scale DAC output current (IFS) does not exceed the maximum stated level. This yields
the nominal output voltage compliance at the nominal load termination of 37.5 Ω.
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): THS8136
Submit Documentation Feedback
9