TMS320DM6443 Datasheet, PDF (88/202 Pages) Texas Instruments – Digital Media System on-Chip

TMS320DM6443
Digital Media System on-Chip
SPRS282 – DECEMBER 2005
HEX ADDRESS RANGE
0x01C4 1814
0x01C4 1818
0x01C4 181C
0x01C4 1820
0x01C4 1824
0x01C4 1828
0x01C4 182C
0x01C4 1830
0x01C4 1834
0x01C4 1838
0x01C4 183C
0x01C4 1840
0x01C4 1844
0x01C4 1848
0x01C4 184C
0x01C4 1850
0x01C4 1854
0x01C4 1858
0x01C4 185C
0x01C4 1860
0x01C4 1864
0x01C4 1868
0x01C4 186C
0x01C4 1870
0x01C4 1874 - 0x01C4 189B
0x01C4 189C
0x01C4 18A0
0x01C4 18A4 - 0x01C4 19FF
0x01C4 1A00
0x01C4 1A04
0x01C4 1A08
0x01C4 1A0C
0x01C4 1A10
0x01C4 1A14
0x01C4 1A18
0x01C4 1A1C
0x01C4 1A20
0x01C4 1A24
0x01C4 1A28
0x01C4 1A2C
0x01C4 1A30
0x01C4 1A34
0x01C4 1A38
0x01C4 1A3C
0x01C4 1A40
0x01C4 1A44
PSC Register Memory Map (continued)
REGISTER
ACRONYM
MDSTAT5
MDSTAT6
MDSTAT7
-
MDSTAT9
MDSTAT10
MDSTAT11
-
MDSTAT13
MDSTAT14
MDSTAT15
-
MDSTAT17
MDSTAT18
MDSTAT19
MDSTAT20
MDSTAT21
MDSTAT22
MDSTAT23
MDSTAT24
MDSTAT25
MDSTAT26
MDSTAT27
MDSTAT28
-
MDSTAT39
-
-
MDCTL0
MDCTL1
MDCTL2
MDCTL3
MDCTL4
MDCTL5
MDCTL6
MDCTL7
-
MDCTL9
MDCTL10
MDCTL11
-
MDCTL13
MDCTL14
MDCTL15
-
MDCTL17
DESCRIPTION
Module Status 5 Register (EMAC)
Module Status 6 Register (EMAC Memory Controller)
Module Status 7 Register (MDIO)
Reserved
Module Status 9 Register (USB)
Module Status 10 Register (ATA/CF)
Module Status 11 Register (VLYNQ)
Reserved
Module Status 13 Register (DDR2)
Module Status 14 Register (EMIFA)
Module Status 15 Register (MMC/SD)
Reserved
Module Status 17 Register (ASP)
Module Status 18 Register (I2C)
Module Status 19 Register (UART0)
Module Status 20 Register (UART1)
Module Status 21 Register (UART2)
Module Status 22 Register (SPI)
Module Status 23 Register (PWM0)
Module Status 24 Register (PWM1)
Module Status 25 Register (PWM2)
Module Status 26 Register (GPIO)
Module Status 27 Register (TIMER0)
Module Status 28 Register (TIMER1)
Reserved
Module Status 39 Register (C64x+ CPU)
Reserved
Reserved
Module Control 0 Register (VPSS DMA)
Module Control 1 Register (VPSS MMR)
Module Control 2 Register (EDMACC)
Module Control 3 Register (EDMATC0)
Module Control 4 Register (EDMATC1)
Module Control 5 Register (EMAC)
Module Control 6 Register (EMAC Memory Controller)
Module Control 7 Register (MDIO)
Reserved
Module Control 9 Register (USB)
Module Control 10 Register (ATA/CF)
Module Control 11 Register (VLYNQ)
Reserved
Module Control 13 Register (DDR2)
Module Control 14 Register (EMIFA)
Module Control 15 Register (MMC/SD)
Reserved
Module Control 17 Register (ASP)
88
Peripheral and Electrical Specifications
www.ti.com