English
Language : 

PCI1410 Datasheet, PDF (86/145 Pages) Texas Instruments – PC CARD CONTROLLERS
4.40 Power Management Control/Status Register
The power management control/status register determines and changes the current power state of the PCI1410
CardBus function. The contents of this register are not affected by the internally-generated reset caused by the
transition from D3hot to D0 state. All PCI, ExCA, and CardBus registers are reset as a result of a D3hot to D0 state
transition. TI-specific registers, PCI power management registers, and the legacy base address register are not reset.
See Table 4–16 for a complete description of the register contents.
Bit
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Name
Power management control/status
Type
R/C R
R
R
R
R
R R/W R
R
R
R
R
R R/W R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
Offset:
Type:
Default:
Power management control/status
A4h
Read-only, Read/Write, Read/Write to Clear
0000h
BIT
15
14–13
12–9
8
7–5
4
3–2
1–0
Table 4–16. Power Management Control/Status Register
SIGNAL
TYPE
FUNCTION
PMESTAT
PME status. Bit 15 is set when the CardBus function would normally assert PME, independent
R/C of the state of bit 8 (PME_EN). Bit 15 is cleared by a write back of 1, and this also clears the PME
signal if PME was asserted by this function. Writing a 0 to this bit has no effect.
DATASCALE
R
Data scale. This 2-bit field returns 0s when read. The CardBus function does not return any
dynamic data as indicated by bit 4 (DYN_DATA_PME_EN).
DATASEL
R
Data select. This 4-bit field returns 0s when read. The CardBus function does not return any
dynamic data as indicated by bit 4 (DYN_DATA_PME_EN).
PME_EN
R/W
PME enable. Bit 8 enables the function to assert PME. If this bit is cleared, then assertion of PME
is disabled.
RSVD
R Reserved. Bits 7–5 return 0s when read.
DYN_DATA_PME_EN
R
Dynamic data PME enable. Bit 4 returns 0 when read since the CardBus function does not report
dynamic data.
RSVD
R Reserved. Bits 3–2 return 0s when read.
PWR_STATE
Power state. This 2-bit field is used both to determine the current power state of a function and
to set the function into a new power state. This field is encoded as:
R/W
00 = D0
01 = D1
10 = D2
11 = D3hot
4–28