OMAPL138B-EP_15 Datasheet, PDF (79/284 Pages) Texas Instruments – OMAPL138B C6-Integra DSP+ARM Processor

OMAPL138B-EP
www.ti.com
SPRS815C – DECEMBER 2011 – REVISED APRIL 2013
Recommended Operating Conditions (continued)
NAME
DESCRIPTION
CONDITION
MIN
Differential
Clock Input
Voltage
Differential input voltage, SATA_REFCLKP and
SATA_REFCLKN
250
Transition
Time
t_t
Transition time, 10%-90%, All Inputs (unless otherwise
specified in the electrical data sections)
Operating
Frequency
F_{PLL0_SYSCLK1,6}
Military temperature grade
(M suffix)
CVDD = 1.2V
operating point
0
NOM
MAX
2000
UNIT
mV
0.25P or 10 ⁽⁵⁾
345 ⁽⁶⁾
ns
MHz
(5) Whichever is smaller. P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve
noise immunity on input signals.
(6) This operating point is 300 MHz on revision 1.x silicon.
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAPL138B-EP
Device Operating Conditions
79