OMAPL138B-EP_15 Datasheet, PDF (266/284 Pages) Texas Instruments – OMAPL138B C6-Integra DSP+ARM Processor

OMAPL138B-EP
SPRS815C – DECEMBER 2011 – REVISED APRIL 2013
www.ti.com
Table 5-144. Programmable Real-Time Unit Subsystem Interrupt Controller (PRUSS INTC)
Registers (continued)
BYTE ADDRESS
0x01C3 4204
0x01C3 4280
0x01C3 4284
0x01C3 4300
0x01C3 4304
0x01C3 4380
0x01C3 4384
0x01C3 4400 - 0x01C3 4440
0x01C3 4800 - 0x01C3 4808
0x01C3 4900 - 0x01C3 4928
0x01C3 4D00
0x01C3 4D04
0x01C3 4D80
0x01C3 4D84
0x01C3 5100 - 0x01C3 5128
0x01C3 5500
ACRONYM
STATSETINT1
STATCLRINT0
STATCLRINT1
ENABLESET0
ENABLESET1
ENABLECLR0
ENABLECLR1
CHANMAP0 - CHANMAP15
HOSTMAP0 - HOSTMAP2
HOSTINTPRIIDX0 -
HOSTINTPRIIDX9
POLARITY0
POLARITY1
TYPE0
TYPE1
HOSTINTNSTLVL0-
HOSTINTNSTLVL9
HOSTINTEN
REGISTER DESCRIPTION
System Interrupt Status Raw/Set Register 1
System Interrupt Status Enabled/Clear Register 0
System Interrupt Status Enabled/Clear Register 1
System Interrupt Enable Set Register 0
System Interrupt Enable Set Register 1
System Interrupt Enable Clear Register 0
System Interrupt Enable Clear Register 1
Channel Map Registers 0-15
Host Map Register 0-2
Host Interrupt Prioritized Index Registers 0-9
System Interrupt Polarity Register 0
System Interrupt Polarity Register 1
System Interrupt Type Register 0
System Interrupt Type Register 1
Host Interrupt Nesting Level Registers 0-9
Host Interrupt Enable Register
266 Peripheral Information and Electrical Specifications
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAPL138B-EP