ADS62P15_09 Datasheet, PDF (7/64 Pages) Texas Instruments – Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs

ADS62P15
www.ti.com .................................................................................................................................................... SLAS572B – OCTOBER 2007 – REVISED APRIL 2009
ELECTRICAL CHARACTERISTICS (continued)
Typical values at 25°C, min and max values are across the full temperature range T_MIN = –40°C to T_MAX = 85°C, AVDD =
3.3V, DRVDD = 1.8V to 3.3V, sampling frequency = 125 MSPS, 50% clock duty cycle, –1dBFS differential analog input,
internal reference mode, applies to CMOS and LVDS interfaces (unless otherwise noted).
PARAMETER
Worst
Spur
Other than second, third harmonics
IMD
2-Tone intermodulation distortion
Input overload recovery
Cross-talk
PSRR AC Power supply rejection ratio
TEST CONDITIONS
MIN
TYP MAX UNIT
Fin= 10 MHz
94
Fin = 50 MHz
92
Fin = 70 MHz
94
dBc
Fin= 170 MHz
90
Fin = 230 MHz
88
F1 = 185 MHz, F2 = 190 MHz
each tone at –7 dBFS
88
dBFS
Recovery to within 1% (of final
value) for 6-dB overload with sine
wave input
1
clock
cycles
Cross-talk signal frequency upto
100 MHz
95
dB
For 100 mV pp signal on AVDD
supply, frequency upto 10 MHz
45
dBc
Copyright © 2007–2009, Texas Instruments Incorporated
Product Folder Link(s): ADS62P15
Submit Documentation Feedback
7