English
Language : 

TMS320DM6431 Datasheet, PDF (65/225 Pages) Texas Instruments – Digital Media Processor
www.ti.com
TMS320DM6431
Digital Media Processor
SPRS342A – NOVEMBER 2006 – REVISED MARCH 2007
Table 3-5. Non-Fastboot Modes (FASTBOOT = 0)
DEVICE BOOT AND
CONFIGURATION
PINS
BOOTMODE[3:0]
BOOT DESCRIPTION(1)
DM6431 DMP
(Master/Slave)
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
No Boot (Emulation Boot)
Reserved
Reserved
Reserved
EMIFA ROM Direct Boot
[PLL Bypass Mode]
I2C Boot
[STANDARD MODE](3)
16-bit SPI Boot [McBSP0]
NAND Flash Boot
UART Boot without
Hardware Flow Control
[UART0]
Reserved
Reserved
Reserved
Reserved
Reserved
UART Boot with Hardware
Flow Control [UART0]
Reserved
Master
–
–
–
Master
Master
Master
Master
Master
–
–
–
–
–
Master
–
PLLC1 CLOCK SETTING AT BOOT
PLL
MODE (2)
Bypass
–
–
–
Bypass
CLKDIV1 DOMAIN
(SYSCLK1 DIVIDER)
/1
–
–
–
/1
DEVICE
FREQUENCY
(SYSCLK1)
CLKIN
–
–
–
CLKIN
Bypass
/1
Bypass
/1
Bypass
/1
CLKIN
CLKIN
CLKIN
Bypass
/1
CLKIN
–
–
–
–
–
–
–
–
–
–
Bypass
/1
–
–
–
–
–
–
–
CLKIN
–
DSPBOOTADDR
(DEFAULT) (1)
0x0010 0000
–
–
–
0x4200 000
0x0010 0000
0x0010 0000
0x0010 0000
0x0010 0000
–
–
–
–
–
0x0010 0000
–
(1) For all boot modes that default to DSPBOOTADDR = 0x0010 0000 (i.e., all boot modes except the EMIFA ROM Direct Boot,
BOOTMODE[3:0] = 0100, FASTBOOT = 0), the bootloader code disables all C64x+ cache (L2, L1P, and L1D) so that upon exit from the
bootloader code, all C64x+ memories are configured as all RAM. If cache use is required, the application code must explicitly enable the
cache. For more information on the bootloader, see the Using the TMS320DM643x Bootloader Application Report (literature number
SPRAAG0).
(2) The PLL MODE for Non-Fastboot Modes is fixed as shown in this table; therefore, the PLLMS[2:0] configuration pins have no effect on
the PLL MODE.
(3) I2C Boot (BOOTMODE[3:0] = 0101b) is only available if the MXI/CLKIN frequency is between 21 MHz to 30 MHz. I2C Boot is not
available for MXI/CLKIN frequencies less than 21 MHz.
Submit Documentation Feedback
Device Configurations
65