AM1808_1112 Datasheet, PDF (6/262 Pages) Texas Instruments – AM1808 ARM Microprocessor

AM1808
SPRS653C – FEBRUARY 2010 – REVISED DECEMBER 2011
www.ti.com
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
This data manual revision history highlights the changes made to the SPRS653B device-specific data
manual to make it an SPRS653C revision. This device is now in the production data (PD) stage of
development.
SEE
Section 2.5
Pin Assignments
Section 2.7
Terminal Functions
Section 3
Device Configuration
Section 5.4
Reset
Section 5.5
Crystal Oscillator or External
Clock Input
Section 5.6.3
Dynamic Voltage and
Frequency Scaling (DVFS)
Section 5.13
MMC / SD / SDIO (MMCSD0,
MMCSD1)
Section 5.27
Video Port Interface (VPIF)
Revision History
ADDITIONS/MODIFICATIONS/DELETIONS
Section 2.5.1, Pin Map (Bottom View):
• Added overbar for pin U9 in Figure 2-1.
Section 2.7.26, Reserved and No Connect
• Deleted M2, N4, P1, and P2 pins, which are SATA_VDD pins.
Section 3.1, Boot Modes:
• Added MMC/SD0 Boot for Silicon Revision 2.1.
Table 5-1, Reset Timing Requirements:
• Updated t_{d(RSTH-RESETOUTH)} Warm Reset MIN values to 4096 and removed MAX values.
• Updated t_{d(RSTH-RESETOUTH)} Power-on Reset MIN values to 6169 and removed MAX values.
Added paragraph detailing CLKMODE bit settings.
Table 5-5, Maximum Internal Clock Frequencies at Each Voltage Operating Point:
• Updated PLL1_SYSCLK3 to 75 MHz for all voltages.
• Updated ASYNC1, ASYNC Mode 1.1 NOM value to 75 MHz.
Section 5.13.1, MMCSD Peripheral Description:
• Added bullet for SD high capacity support
Table 5-120, Timing Requirements for VPIF Channels 0/1 Video Capture Data and Control Inputs:
• Updated t_{h(VKIH-VDINV)} 1.3V MIN to 0.5.
6
Contents
Submit Documentation Feedback
Product Folder Link(s): AM1808
Copyright © 2010–2011, Texas Instruments Incorporated