PCI1031 Datasheet, PDF (50/100 Pages) Texas Instruments – PCI-TO-PC CARD16 CONTROLLER UNIT

PCI1031
PCI-TO-PC CARD16 CONTROLLER UNIT
SCPS008B – FEBRUARY 1996 – REVISED DECEMBER 1997
retry status register
Bit
7
6
5
4
3
2
1
0
Name
Retry status
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
Register: Retry status
Type:
Read/write (see individual bit descriptions)
Offset:
90h
Default: 00h
Description: This register displays the retry expiration status. The flags are cleared by writing a 1 to the bit.
The entire register is shared between each socket. Refer to Table 17 for a complete
description of the register contents.
Table 17. Retry Status Register
BIT TYPE
FUNCTION
PCI retry timeout counter enable. Bit 7 is encoded as:
7
R/W
0 = Disabled (default)
1 = Enabled
6
R/W CardBus retry timeout counter enable (nonfunctional)
5
R/W CardBus B retry expired status (nonfunctional)
4
R/W CardBus master B retry expired status (nonfunctional)
3
R/W CardBus A retry expired status (nonfunctional)
2
R/W CardBus master A retry expired status (nonfunctional)
PCI retry expired status. Write a 1 to clear this bit. Bit 1 is encoded as:
1
R/W
0 = Inactive (default)
1 = Retry is expired.
0
R/W This bit is nonfunctional.
card control register
Bit
7
6
5
4
3
2
1
0
Name
Card control
Type
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
Default
0
0
0
0
0
0
0
0
Register: Card control
Type:
Read only, read/write (see individual bit descriptions)
Offset:
91h
Default: 00h
Description: This register provides separate card control for socket 0 and socket 1. Bit 7 is the only shared
bit in this register; all others are specific to each socket. Refer to Table 18 for a complete
description of the register contents.
50
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265