LP38798_15 Datasheet, PDF (5/27 Pages) Texas Instruments – LP38798 High PSRR, Ultra-Low-Noise, 800-mA Linear Voltage Regulator for RF/Analog Circuits

www.ti.com
LP38798
SNOSCT6B – MARCH 2013 – REVISED DECEMBER 2014
6.5 Electrical Characteristics
Unless otherwise stated the following conditions apply: V_IN = 5.5 V, V_SET = 5 V, C_CP = 10 nF X7R, C_IN = 10 μF, 50-mΩ
Tantalum, C_OUT = 10 μF X7R MLCC, I_OUT = 10 mA, and T_J = –40°C to 125°C.
PARAMETER
TEST CONDITIONS
MIN ⁽¹⁾
TYP ⁽²⁾
MAX⁽¹⁾ UNIT
V_FB
Feedback voltage
V_OS
V_OUT – V_SET
I_FB
Feedback pin current
I_SET
SET pin internal current
sink
ΔV_OUT /
ΔV_IN
ΔV_OUT /
ΔI_OUT
V_DO
UVLO
Line regulation⁽³⁾
Load regulation⁽⁴⁾
Dropout voltage⁽⁵⁾
Undervoltage lock-out
ΔUVLO UVLO hysteresis
V_IN = 5.5 V
T_J = 25°C
5.5 V ≤ V_IN ≤ 20 V
V_FB = 1.2 V
V_IN = 3 V, V_SET = 2.5 V
V_IN = 5.5 V, V_SET = 5 V
V_IN = 12.5 V, V_SET = 12 V
5.5 V ≤ V_IN ≤ 20 V
I_OUT = 10 mA
V_IN = 5.5 V
10 mA ≤ I_OUT ≤ 800 mA
I_OUT = 800 mA
V_IN Rising until output is On
V_IN Falling from > UVLO threshold until
output is Off
1.188
1.176
0
25.2
2.47
1.2
1.2
3.5
0
46
52
71
0.005
–0.2
200
2.65
180
1.212
V
1.224
16 mV
1
µA
67.8
μA
%/V
%/A
420 mV
2.83
V
mV
I_GND
I_Q
I_SD
I_SC
ΔV_CP
t_START
Ground pin current⁽⁶⁾
Ground pin current,
quiescent ⁽⁶⁾
Ground pin current,
shutdown ⁽⁶⁾
Short-circuit current
V_CP – V_IN
Start-up time
PSRR
Power Supply Rejection
Ratio
I_OUT = 800 mA
V_IN = 20 V, I_OUT = 800 mA
I_OUT = 0 mA
V_IN = 20 V, I_OUT = 0 mA
V_EN = 0 V
V_IN = 20 V, V_EN = 0 V
R_LOAD = 0 Ω
V_IN = 20 V
From V_EN > V_EN(ON) to V_OUT ≥ 98% of
V_OUT(NOM)
V_OUT = 1.2 V, f = 10 kHz
V_OUT = 5 V, f = 10 kHz
V_OUT = 1.2 V, f = 100 kHz
V_OUT = 5 V, f = 100 kHz
V_OUT = 1.2 V, f = 1 MHz
V_OUT = 5 V, f = 1 MHz
1.4
2.25
mA
1.6
2.51
1.4
2.1
mA
1.5
2.2
9
20
µA
12
40
850
1200
1600 mA
2.8
V
2.3
155
300
µs
110
90
90
dB
60
70
60
(1) Minimum and maximum limits are ensured through test, design, or statistical correlation over the operating junction temperature (T_J )
range of –40°C to 125°C, unless otherwise stated.
(2) Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.
(3) Line Regulation: % change in V_OUT(NOM) for every 1V change in V_IN= (( ΔV_OUT / V_OUT(NOM)) / ΔV_IN ) × 100%
(4) Load Regulation: % change in V_OUT(NOM) for every 1A change in I_OUT = (( ΔV_OUT / V_OUT(NOM) ) / ΔI_OUT ) × 100%
(5) Dropout voltage (V_DO) is defined as the differential voltage measured between V_OUT and V_IN when V_IN, falling from V_IN = V_OUT + 1 V,
causes V_OUT to drop 2% below the value measured with V_IN = V_OUT + 1 V. Dropout voltage specification does not apply when the
programmed output voltage is below the Minimum Operating Input Voltage.
(6) Ground pin current is the sum of the current in both GND pins (Pin 4 and Pin 5) only, and does not include current from the SET pin.
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LP38798