 English |
|
|
|
|
|
|
|
| TLV320ADC3101_15 Datasheet, PDF (49/92 Pages) Texas Instruments – TLV320ADC3101 Low-Power Stereo ADC With Embedded miniDSPnull for Wireless Handsets and Portable Audio | |||
| |||
| ◁ |
www.ti.com
TLV320ADC3101
SLAS553B â NOVEMBER 2008 â REVISED AUGUST 2015
BIT
D7âD4
D3âD0
READ/
WRITE
R
R/W
Table 29. Page 0 / Register 22: ADC miniDSP Engine Decimation
RESET
VALUE
0000
0100
DESCRIPTION
Reserved. Do not write any value other than reset value.
0000: Decimation ratio in ADC miniDSP engine = 16
0001: Decimation ratio in ADC miniDSP engine = 1
0010: Decimation ratio in ADC miniDSP engine = 2
...
1101: Decimation ratio in ADC miniDSP engine = 13
1110: Decimation ratio in ADC miniDSP engine = 14
1111: Decimation ratio in ADC miniDSP engine = 15
BIT
D7âD0
READ/
WRITE
R
Table 30. Page 0 / Register 23 Through Page 0 / Register 24: Reserved
RESET
VALUE
XXXX XXXX Reserved. Do not write to these registers.
DESCRIPTION
BIT
D7âD3
D2-D0
READ/
WRITE
R
R/W
RESET
VALUE
0000 0
000
Table 31. Page 0 / Register 25: CLKOUT MUX
DESCRIPTION
Reserved. Do not write any value other than reset value.
000: CDIV_CLKIN = MCLK (device pin)
001: CDIV_CLKIN = BCLK (device pin)
010: Reserved. Do not use.
011: CDIV_CLKIN = PLL_CLK (generated on-chip)
100: Reserved. Do not use.
101: Reserved. Do not use.
110: CDIV_CLKIN = ADC_CLK (generated on-chip)
111: CDIV_CLKIN = ADC_MOD_CLK (generated on-chip)
BIT
READ/
WRITE
D7
R/W
D6âD0 R/W
RESET
VALUE
0
000 0001
Table 32. Page 0 / Register 26: CLKOUT M Divider
0: CLKOUT M divider is powered down.
1: CLKOUT M divider is powered up.
000 0000: CLKOUT divider M = 128
000 0001: CLKOUT divider M = 1
000 0010: CLKOUT divider M = 2
...
111 1110: CLKOUT divider M = 126
111 1111: CLKOUT divider M = 127
DESCRIPTION
BIT
READ/
WRITE
D7âD6 R/W
D5âD4 R/W
D3
R/W
D2
R/W
D1
R
D0
R/W
Table 33. Page 0 / Register 27: ADC Audio Interface Control 1
RESET
VALUE
00
00
0
0
0
0
DESCRIPTION
00: ADC interface = I2S
01: ADC interface = DSP
10: ADC interface = RJF
11: ADC interface = LJF
00: ADC interface word length = 16 bits
01: ADC interface word length = 20 bits
10: ADC interface word length = 24 bits
11: ADC interface word length = 32 bits
0: BCLK is input.
1: BCLK is output.
0: WCLK is input.
1: WCLK is output.
Reserved. Do not write any value other than reset value.
0: 3-stating of DOUT: disabled
1: 3-stating of DOUT: enabled
Copyright © 2008â2015, Texas Instruments Incorporated
Product Folder Links: TLV320ADC3101
Submit Documentation Feedback
49
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese