SM320VC33 Datasheet, PDF (47/54 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSOR

SM320VC33, SMJ320VC33
DIGITAL SIGNAL PROCESSOR
SGUS034E - FEBRUARY 2001 - REVISED OCTOBER 2002
general-purpose I/O timing
Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal
control registers associated with each peripheral define the modes for these pins.
peripheral pin I/O timing
The following table shows the timing parameters for changing the peripheral pin from a general-purpose output
pin to a general-purpose input pin and vice versa.
timing requirements for peripheral pin general-purpose I/O (see Note 1, Figure 34, and Figure 35)
MIN MAX UNIT
t_su(GPIO-H1L)
Setup time, general-purpose input before H1 low
3*
ns
t_h(H1L-GPIO)
Hold time, general-purpose input after H1 low
0*
ns
* Not production tested
NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents
of internal-control registers associated with each peripheral.
switching characteristics over recommended operating conditions for peripheral pin
general-purpose I/O (see Note 1, Figure 34, and Figure 35)
PARAMETER
MIN MAX UNIT
t_d(H1H-GPIO)
Delay time, H1 high to general-purpose output
4
ns
t_dis(H1H)
Disable time, general-purpose output from H1 high
5
ns
NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents
of internal-control registers associated with each peripheral.
Execution
of Store of
Peripheral-
Control
Register
H3
Buffers Go
From
Output to
Input
Synchronizer Delay
Value on Pin
Seen in
Peripheral-
Control
Register
H1
I/O
Control Bit
Peripheral Pin
(see Note A)
Output
t_su(GPIO-H1L)
t_dis(H1H)
t_h(H1L-GPIO)
Data Bit
Data
Sampled
Data
Seen
NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.
Figure 34. Change of Peripheral Pin From General-Purpose Output to Input Mode Timing
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251-1443
47