TMS320C6748_2 Datasheet, PDF (46/254 Pages) Texas Instruments – Fixed/Floating-Point DSP

TMS320C6748 Fixed/Floating-Point DSP
SPRS590A – JUNE 2009 – REVISED AUGUST 2009
3.8.16 Multichannel Buffered Serial Ports (McBSP)
www.ti.com
Table 3-19. Multichannel Buffered Serial Ports (McBSPs) Terminal Functions
SIGNAL
NAME
NO.
AXR0 / ECAP0_APWM0 / GP8[7] / MII_TXD[0]
/ CLKS0
F3
AXR6 / CLKR0 / GP1[14] / MII_TXEN /
PRU0_R31[6]
C1
AXR4 / FSR0 / GP1[12] / MII_COL
D1
AXR2 / DR0 / GP1[10] / MII_TXD[2]
E2
AXR5 / CLKX0 / GP1[13] / MII_TXCLK
D3
AXR3 / FSX0 / GP1[11] / MII_TXD[3]
E3
AXR1 / DX0 / GP1[9] / MII_TXD[1]
E1
AXR8 / CLKS1 / ECAP1_APWM1 / GP0[0] /
PRU0_R31[8]
E4
AXR14 / CLKR1 / GP0[6]
B4
AXR12 / FSR1 / GP0[4]
C4
AXR10 / DR1 / GP0[2]
D4
AXR13 / CLKX1 / GP0[5]
B3
AXR11 / FSX1 / GP0[3]
C5
AXR9 / DX1 / GP0[1]
C3
TYPE⁽¹⁾ PULL⁽²⁾
McBSP0
I
CP[6]
I/O
CP[5]
I/O
CP[5]
I
CP[5]
I/O
CP[5]
I/O
CP[5]
O
CP[5]
McBSP1
I
CP[3]
I/O
CP[2]
I/O
CP[2]
I
CP[2]
I/O
CP[2]
I/O
CP[2]
O
CP[2]
POWER
GROUP ⁽³⁾
DESCRIPTION
A
McBSP0 sample rate generator clock input
A
McBSP0 receive clock
A
McBSP0 receive frame sync
A
McBSP0 receive data
A
McBSP0 transmit clock
A
McBSP0 transmit frame sync
A
McBSP0 transmit data
A
McBSP1 sample rate generator clock input
A
McBSP1 receive clock
A
McBSP1 receive frame sync
A
McBSP1 receive data
A
McBSP1 transmit clock
A
McBSP1 transmit frame sync
A
McBSP1 transmit data
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor; IPU = Internal Pullup resistor; CP[n] = configurable pull-up/pull-down (where n is the pin group) using
the PUPDENA and PUPDSEL registers in the System Module. The pull-up and pull-down control of these pins is not active until the
device is out of reset. During reset, all of the pins associated with these registers are weakly pulled down. If the application requires a
pull-up, an external pull-up can be used.
(3) This signal is part of a dual-voltage IO group (A, B or C). These groups can be operated at 3.3V or 1.8V nominal. The three groups can
be operated at independent voltages but all pins withina group will operate at the same voltage. Group A operates at the voltage of
power supply DVDD3318_A. Group B operates at the voltage of power supply DVDD3318_B. Group C operates at the voltage of power
supply DVDD3318_C.
46
Device Overview
Submit Documentation Feedback