SN74AUP2G126 Datasheet, PDF (4/16 Pages) Texas Instruments – LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74AUP2G126
LOW-POWER DUAL BUS BUFFER GATE
WITH 3-STATE OUTPUTS
SCES687B – JANUARY 2007 – REVISED JANUARY 2008
www.ti.com
RECOMMENDED OPERATING CONDITIONS⁽¹⁾
V_CC Supply voltage
V_IH High-level input voltage
V_IL
Low-level input voltage
V_O
Output voltage
I_OH High-level output current
I_OL
Low-level output current
Δt/Δv Input transition rise or fall rate
T_A
Operating free-air temperature
V_CC = 0.8 V
V_CC = 1.1 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
V_CC = 0.8 V
V_CC = 1.1 V to 1.95 V
V_CC = 2.3 V to 2.7 V
V_CC = 3 V to 3.6 V
Active state
3-state
V_CC = 0.8 V
V_CC = 1.1 V
V_CC = 1.4 V
V_CC = 1.65 V
V_CC = 2.3 V
V_CC = 3 V
V_CC = 0.8 V
V_CC = 1.1 V
V_CC = 1.4 V
V_CC = 1.65 V
V_CC = 2.3 V
V_CC = 3 V
V_CC = 0.8 V to 3.6 V
MIN
MAX
0.8
3.6
V_CC
3.6
0.65 × V_CC
3.6
1.6
3.6
2
3.6
0
0 0.35 × V_CC
0
0.7
0
0.9
0
V_CC
0
3.6
–20
–1.1
–1.7
–1.9
–3.1
–4
20
1.1
1.7
1.9
3.1
4
200
–40
85
UNIT
V
V
V
V
µA
mA
µA
mA
ns/V
°C
(1) All unused inputs of the device must be held at V_CC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
4
Submit Documentation Feedback
Copyright © 2007–2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G126