SN74AUP2G126 Datasheet, PDF (3/16 Pages) Texas Instruments – LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

www.ti.com
SN74AUP2G126
LOW-POWER DUAL BUS BUFFER GATE
WITH 3-STATE OUTPUTS
SCES687B – JANUARY 2007 – REVISED JANUARY 2008
LOGIC DIAGRAMS (POSITIVE LOGIC)
DCU, YFP, and YZP Packages
1
1OE
2
1A
6
1Y
7
2OE
5
2A
3
2Y
7
1OE
6
1A
RSE Package
2
1Y
1
2OE
3
2A
5
2Y
ABSOLUTE MAXIMUM RATINGS⁽¹⁾
over operating free-air temperature range (unless otherwise noted)
V_CC
Supply voltage range
V_I
Input voltage range⁽²⁾
V_O
Voltage range applied to any output in the high-impedance or power-off state⁽²⁾
V_O
Output voltage range in the high or low state⁽²⁾
I_IK
Input clamp current
V_I < 0
I_OK
Output clamp current
V_O < 0
I_O
Continuous output current
Continuous current through V_CC or GND
DCU package
θ_JA
Package thermal impedance⁽³⁾
RSE package
YZP package
YFP package
T_stg
Storage temperature range
MIN
MAX
–0.5
4.6
–0.5
4.6
–0.5
4.6
–0.5 V_CC + 0.5
–50
–50
±20
±50
227
253
102
98.8
–65
150
UNIT
V
V
V
V
mA
mA
mA
mA
°C/W
°C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
Copyright © 2007–2008, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): SN74AUP2G126