SN74AUP2G126 Datasheet, PDF (2/16 Pages) Texas Instruments – LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74AUP2G126
LOW-POWER DUAL BUS BUFFER GATE
WITH 3-STATE OUTPUTS
SCES687B – JANUARY 2007 – REVISED JANUARY 2008
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
The SN74AUP2G126 is a dual bus driver/line driver with 3-state outputs, designed for 0.8-V to 3.6-V V_CC
operation. The outputs are disabled when the associated output-enable (OE) input is low. This device has the
input-disable feature, which allows floating input signals.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
T_A
–40°C to 85°C
ORDERING INFORMATION
PACKAGE ^{(1) (2)}
ORDERABLE PART NUMBER TOP-SIDE MARKING⁽³⁾
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YFP
(Pb-free)
Reel of 3000 SN74AUP2G126YFPR
_ _ _ HN_
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP
(Pb-free)
Reel of 3000 SN74AUP2G126YZPR
_ _ _ HN_
QFN – RSE
Reel of 3000 SN74AUP2G126RSER
HN
VSSOP – DCU
Reel of 3000 SN74AUP2G126DCUR
H26_
(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(3) YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
DCU: The actual top-side marking has one additional character to designate the assembly/test site.
FUNCTION TABLE
INPUTS
OE
A
H
H
H
L
L
X ⁽¹⁾
OUTPUT
Y
H
L
Z
(1) Floating inputs allowed
2
Submit Documentation Feedback
Copyright © 2007–2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G126