DRV8880_15 Datasheet, PDF (3/48 Pages) Texas Instruments – DRV8880 2-A Stepper Motor Driver With AutoTune™

www.ti.com
5 Pin Configuration and Functions
DRV8880
SLVSD18A – JUNE 2015 – REVISED JULY 2015
PWP Package
28-Pin HTSSOP
Top View
CPL 1
CPH 2
VCP 3
VM 4
AOUT1 5
AISEN 6
AOUT2 7
BOUT2 8
BISEN 9
BOUT1 10
VM 11
GND 12
ATE 13
VREF 14
28 GND
27 TRQ0
26 _TRQ1
25 M0
24 M1
23 STEP
22 DIR
21 ENABLE
20 DECAY0
19 DECAY1
18 nFAULT
17 nSLEEP
16 TOFF
15 V3P3
RHR Package
28-Pin WQFN
Top View
VCP 1
VM 2
AOUT1 3
AISEN 4
AOUT2 5
BOUT2 6
BISEN 7
BOUT1 8
VM 9
GND 10
24 TRQ1
23 M0
22 M1
21 STEP
20 DIR
19 ENABLE
18 DECAY0
17 DECAY1
16 nFAULT
15 nSLEEP
NAME
CPL
CPH
VCP
VM
AOUT1
AOUT2
AISEN
BOUT2
BOUT1
BISEN
GND
ATE
VREF
V3P3
TOFF
nSLEEP
nFAULT
DECAY1
DECAY0
ENABLE
DIR
PIN
PWP
1
2
3
4, 11
5
7
6
8
10
9
12, 28
13
14
15
16
17
18
19
20
21
22
RHR
27
28
1
2, 9
3
5
4
6
8
7
10, 26
11
12
13
14
15
16
17
18
19
20
TYPE
Pin Functions
DESCRIPTION
PWR
O
PWR
O
O
O
O
PWR
I
I
PWR
I
I
O
I
I
I
Charge pump switching
pins
Charge pump output
Power supply
Winding A output
Connect a VM rated, 0.1-µF ceramic capacitor between
CPH and CPL
Connect a 16 V, 0.47 µF ceramic capacitor to VM
Connect to motor supply voltage; bypass to GND with two
0.1 µF (for each pin) plus one bulk capacitor rated for VM
H-bridge outputs, drives one winding of a stepper motor
Winding A sense
Winding B output
Requires sense resistor to GND; value sets peak current
in winding A
H-bridge outputs, drives one winding of a stepper motor
Winding B sense
Device ground
AutoTune enable pin
Full scale current
reference input
Internal regulator
Decay mode off time set
Sleep mode input
Fault indication pin
Decay mode setting pins
Requires sense resistor to GND; value sets peak current
in winding B
Must be connected to ground
Logic high enables AutoTune operation; when logic low,
the decay mode is set through the DECAYx pins;
AutoTune must be pulled high prior to power-up or coming
out of sleep, or else tied to V3P3 in order to enable
AutoTune; internal pulldown; see AutoTune
Voltage on this pin sets the full scale chopping current.
Internal supply voltage; bypass to GND with a 6.3 V, 0.47
µF ceramic capacitor; up to 10 mA external load
Sets the off-time during current chopping; tri-level pin
Logic high to enable device; logic low to enter low-power
sleep mode; internal pulldown
Pulled logic low with fault condition; open-drain output
requires an external pullup
Sets the decay mode; see description section; tri-level pin
Enable driver input
Direction input
Logic high to enable device outputs and internal indexer;
logic low to disable; internal pulldown
Logic level sets the direction of stepping; internal pulldown
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: DRV8880
Submit Documentation Feedback
3