BQ29330 Datasheet, PDF (3/26 Pages) Texas Instruments – 2-,3-,AND 4-CELL LITHIUM-ION OR LITHIUM-POLYMER BATTERY PROTECTION AFE

bq29330
www.ti.com
SLUS673A – SEPTEMBER 2005 – REVISED DECEMBER 2005
TERMINAL FUNCTIONS
NAME
CELL–
CELL+
REG
VSS
XRST
SRN
SRP
VC5
VC4
VC3
VC2
VC1
BAT
CHG
DSG
PACK
VCC
ZVCHG
GPOD
PMS
LEDOUT
TOUT
WDI
SCLK
SDATA
XALERT
NC
TERMINAL
DBT NO.
1
2
3
4, 23
5
6
RHB NO.
28
29
30
4,32
1
2
7
3
8
4
9
5
10
6
11
7
12
13
14
16
17
19
20
21
22
24
25
26
28
29
30
15,18,27
8
10
11
13
14
16
17
18
19
21
22
23
25
26
27
9,12,15, 24,31
DESCRIPTION
Output of scaled value of the measured cell voltage.
Output of scaled value of the measured cell voltage.
Integrated 2.5-V regulator output
Power supply ground
Active-low output
Current sense terminal
Current sense positive terminal when charging relative to SRN; current sense negative
terminal when discharging relative to SRN
Sense voltage input terminal for most negative cell; balance current input for least positive
cell.
Sense voltage input terminal for least positive cell, balance current input for least positive cell,
and return balance current for third most positive cell.
Sense voltage input terminal for third most positive cell, balance current input for third most
positive cell, and return balance current for second most positive cell.
Sense voltage input terminal for second most positive cell, balance current input for second
most positive cell, and return balance current for most positive cell.
Sense voltage input terminal for most positive cell, balance current input for most positive cell,
and battery stack measurement input
Charge pump, charge N-CH FET gate drive
Charge pump, charge N-CH FET gate drive
Charge pump output, discharge N-CH FET gate drive
PACK positive terminal and alternative power source
Power supply voltage
Connect the precharge P-CH FET drive here
NCH FET open-drain output
Determines CHG output state on POR
3.3-V output for LED display power supply
Provides thermistor bias current
Digital input that provides the timing clock for the OC and SC delays and also acts as the
watchdog clock.
Open-drain serial interface clock with internal 10-kΩ pullup to V_REG
Open-drain bidirectional serial interface data with internal 10-kΩ pullup to V_REG
Open-drain output used to indicate status register changes. With internal 100-kΩ
pullup to V_REG
Not electrically connected to the IC
3