English
Language : 

XDM3730ACBP Datasheet, PDF (27/280 Pages) Texas Instruments – Digital Media Processors
DM3730, DM3725
www.ti.com
SPRS685D – AUGUST 2010 – REVISED JULY 2011
BALL
BOTTOM
[1]
N3
M3
L3
K3
NA
K1
L1
L2
P2
T1
V1
V2
W2
H2
K2
P1
R1
R2
T2
W1
Y1
G4
H3
Table 2-1. Ball Characteristics (CBP Pkg.)(3) (continued)
BALL TOP
[1]
PIN NAME [2]
AC18
AB18
AC19
AB19
AC20
M2
M1
N2
N1
R2
R1
T2
T1
AB3
AC3
AB4
AC4
AB6
AC6
AB7
AC7
Y2
Y1
gpmc_a7
gpio_40
safe_mode
gpmc_a8
gpio_41
safe_mode
gpmc_a9
sys_ndmareq2
gpio_42
safe_mode
gpmc_a10
sys_ndmareq3
gpio_43
safe_mode
gpmc_a11
safe_mode
gpmc_d0
gpmc_d1
gpmc_d2
gpmc_d3
gpmc_d4
gpmc_d5
gpmc_d6
gpmc_d7
gpmc_d8
gpio_44
safe_mode
gpmc_d9
gpio_45
safe_mode
gpmc_d10
gpio_46
safe_mode
gpmc_d11
gpio_47
safe_mode
gpmc_d12
gpio_48
safe_mode
gpmc_d13
gpio_49
safe_mode
gpmc_d14
gpio_50
safe_mode
gpmc_d15
gpio_51
safe_mode
gpmc_ncs0
gpmc_ncs1
gpio_52
safe_mode
MODE [3] TYPE [4]
0
O
4
IO
7
0
O
4
IO
7
0
O
1
I
4
IO
7
0
O
1
I
4
IO
7
0
O
7
0
IO
0
IO
0
IO
0
IO
0
IO
0
IO
0
IO
0
IO
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
O
0
O
4
IO
7
BALL
RESET
STATE [5]
H
BALL
RESET
REL.
STATE [6]
H
RESET
REL. MODE POWER [8] HYS [9]
[7]
7
vdds_mem Yes
H
H
7
vdds_mem Yes
H
H
7
vdds_mem Yes
H
H
7
vdds_mem Yes
L
L
7
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
H
H
0
vdds_mem Yes
1
1
0
vdds_mem NA
H
1
0
vdds_mem Yes
BUFFER PULLUP
STRENGTH /DOWN
(mA) [10] TYPE [11]
IO CELL
[12]
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
PU/ PD
LVCMOS
8
NA
LVCMOS
8
PU/ PD
LVCMOS
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): DM3730 DM3725
TERMINAL DESCRIPTION
27