English
Language : 

CC2630_15 Datasheet, PDF (27/50 Pages) Texas Instruments – CC2630 SimpleLink 6LoWPAN / ZigBee Wireless MCU
www.ti.com
CC2630
SWRS177 – FEBRUARY 2015
6.7 Power Management
To minimize power consumption, the CC2630 supports a number of power modes and power
management features (see Table 6-2).
Table 6-2. Power Modes
Mode
Active
Software Configurable Power Modes
Idle
Standby
CPU
Active
Off
Off
Flash
On
Available
Off
SRAM
On
On
On
Radio
Available
Available
Off
Supply System
On
On
Duty Cycled
Current
Wake-up Time to CPU Active(1)
1.45 mA + 31 µA/MHz
–
550 µA
14 µs
1 µA
151 µs
Register Retention
Full
Full
Partial
SRAM Retention
Full
Full
Full
High-Speed Clock
XOSC_HF or
RCOSC_HF
XOSC_HF or
RCOSC_HF
Off
Low-Speed Clock
XOSC_LF or
RCOSC_LF
XOSC_LF or
RCOSC_LF
XOSC_LF or
RCOSC_LF
Peripherals
Available
Available
Off
Sensor Controller
Available
Available
Available
Wake-up on RTC
Available
Available
Available
Wake-up on Pin Edge
Available
Available
Available
Wake-up on Reset Pin
Available
Available
Available
(1) Not including RTOS overhead
Shutdown
Off
Off
Off
Off
Off
0.15 µA
1015 µs
No
No
Off
Reset Pin Held
Off
Off
Off
Off
Off
0.1 µA
1015 µs
No
No
Off
Off
Off
Off
Off
Available
Available
Off
Off
Off
Off
Off
Available
In Active mode, the application CM3 CPU is actively executing code. Active mode provides normal
operation of the processor and all of the peripherals that are currently enabled. The system clock can be
any available clock source (see Table 6-2).
In Idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not
clocked and no code is executed. Any interrupt event will bring the processor back into Active mode.
In Standby, only the AON (Always-on) domain is active. An external wake event, RTC event, or Sensor
Controller event is required to bring the device back to Active. MCU peripherals with retention do not need
to be reconfigured when waking up again and the CPU will continue execution from where it went into
Standby. All GPIOs are latched in Standby.
In Shutdown, the device is entirely turned off, including the AON domain and Sensor Controller, I/Os are
latched with the value they had before entering Shutdown. A change of state on any I/O pin defined as a
"wake from Shutdown pin" will wake up the device and function as a reset trigger. The CPU can
differentiate between reset in this way and reset-by-reset pin or power-on-reset by reading the reset status
register. The only state retained in this mode is the latched I/O state and the Flash memory contents.
The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor
Controller independently of the main CPU. This means that the main CPU does not have to wake up to for
example execute an ADC sample or poll a digital sensor over SPI, and saves both current and wake-up
time that would otherwise be wasted. The Sensor Controller Studio enables the user to configure the
Sensor Controller and choose which peripherals are controlled and which conditions will wake up the main
CPU.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2630
Detailed Description
27