TIBPAL16L8-5C Datasheet, PDF (22/30 Pages) Texas Instruments – HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS

TIBPAL16L8-5C, TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C
TIBPAL16L8-7M, TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M
HIGH-PERFORMANCE IMPACT-X ™ PAL^® CIRCUITS
SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992
PARAMETER MEASUREMENT INFORMATION
5V
From Output
Under Test
CL
(see Note A)
S1
R1
R2
Test
Point
LOAD CIRCUIT FOR
3-STATE OUTPUTS
Timing
Input
tsu
Data
Input
1.5 V
th
1.5 V
1.5 V
3V
0
3V
0
(see Note B)
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Input
1.5 V
3V
1.5 V
0
In-Phase
Output
tpd
80 %
20 %
tpd
Out-of-Phase ^{20 %}
Output _{80 %}
(see Note D)
1.5 V
tr
1.5 V
tf
tpd
VOH
1.5 V
tf ^VOL
tpd
VOH
1.5 V
tr ^VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
High-Level
Pulse
1.5 V 1.5 V
tw
Low-Level
Pulse
1.5 V 1.5 V
VOLTAGE WAVEFORMS
PULSE DURATIONS
Output
Control
(low-level
enabling)
ten
1.5 V
tdis
1.5 V
Waveform 1
S1 Closed
(see Note C)
ten
Waveform 2
S1 Open
(see Note C)
1.5 V
tdis
1.5 V
3V
0
3V
0
(see Note B)
3V
0
(see Note B)
≈ 2.7 V
VOL
VOL + 0.5 V
VOH
VOH – 0.5 V
≈0V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for tdis.
B. All input pulses have the following characteristics: For C suffix, PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%; For M suffix,
PRR ≤ 10 MHz, tr = tf ≤ 2 ns, duty cycle = 50%
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2
is for an output with internal conditions such that the output is high except when disabled by the output control.
D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
E. Equivalent loads may be used for testing.
Figure 8. Load Circuit and Voltage Waveforms
22
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265