TIBPAL16L8-5C Datasheet, PDF (17/30 Pages) Texas Instruments – HIGH-PERFORMANCE IMPACT-X E PAL CIRCUITS

TIBPAL16R4-5C, TIBPAL16R6-5C, TIBPAL16R8-5C
TIBPAL16R4-7M, TIBPAL16R6-7M, TIBPAL16R8-7M
HIGH-PERFORMANCE IMPACT-X ™ PAL^® CIRCUITS
SRPS011D – D3359, OCTOBER 1989 – REVISED SEPTEMBER 1992
power-up reset (see Figure 2)
Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer
and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is
important that the rise of V_CC be monotonic. Following power-up reset, a low-to-high clock transition must not
occur until all applicable input and feedback setup times are met.
VCC
4V
5V
Active Low
Registered Output
CLK
tpd^†
(600 ns TYP, 1000 ns MAX)
1.5 V
tsu^‡
1.5 V
tw
VOH
VOL
VIH
1.5 V
VIL
† _{This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.}
‡ _{This is the setup time for input or feedback.}
Figure 2. Power-Up Reset Waveforms
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
17