ADS5287 Datasheet, PDF (22/31 Pages) Texas Instruments – 10-Bit, Octal-Channel ADC Up to 65MSPS

ADS5287
SBAS428 – JANUARY 2008
www.ti.com
In addition to programming the phase of LCLK in the DDR mode, the device can also be made to operate in SDR
mode by setting the EN_SDR bit to '1'. In this mode, the bit clock (LCLK) is output at 12x times the input clock, or
twice the rate as in DDR mode. Depending on the state of FALL_SDR, LCLK may be output in either of the two
manners shown in Figure 3. As shown in Figure 3, only the LCLK rising (or falling) edge is used to capture the
output data in SDR mode.
EN_SDR = '1', FALL_SDR = '0'
ADCLK_P
LCLK_P
OUT_P
ADCLK_P
EN_SDR = '1', FALL_SDR = '1'
LCLK_P
OUT_P
Figure 3. SDR Interface Modes
The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high.
DATA OUTPUT FORMAT MODES
The ADC output, by default, is in straight offset binary mode. Programming the BTC_MODE bit to '1' inverts the
MSB, and the output becomes binary two's complement mode.
Also by default, the first two bits of the frame (following the rising edge of ADCLK_P) are zeroes, followed by the
LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word. Thus, in the
MSB_FIRST mode, the MSB is output as the first bit following the ADCLK_P rising edge. The two zeroes come
after the LSB at the end of the word.
22
Submit Documentation Feedback
Product Folder Link(s): ADS5287
Copyright © 2008, Texas Instruments Incorporated