SMJ320MCM42C Datasheet, PDF (2/16 Pages) Texas Instruments – DUAL SMJ320C40 MULTICHIP MODULE

SMJ320MCM42C, SMJ320MCM42D
DUAL SMJ320C40 MULTICHIP MODULE
SGKS001B – JULY 1997 – REVISED FEBRUARY 2000
description
The ’42 dual ’C40 multichip module (MCM) contains two SMJ320C40 digital signal processors (DSPs) with
128K words × 32 bits (’42D) or 256K words × 32 bits (’42C) of zero-wait-state SRAMs mapped to each local
bus. Global address and data buses with two sets of control signals are routed externally for each processor,
allowing external memory to be accessed. The external global bus provides a continuous address reach of
2G words.
The dual ’C40 configuration allows standard microprocessor initialization using the bootstrap loader. Both
reset-vector-control terminals are brought out to external terminals for each processor. A single CLKIN line and
a RESET line feed both processors in parallel, minimizing clock skew and allowing easy synchronization for
interlocked operations.
Communication port 0 of CPU #1 connects to communication port 3 of CPU #2 for direct processor-to-processor
communication.
The IEEE-1149.1 (JTAG) test ports of the ’C40s are connected serially to allow scan operations and emulation
of the module as a whole. Testability of the ’42 adds value and reduces development and support costs. Texas
Instruments (TI™) offers a wide variety of ANSI/IEEE-1149.1 products and support.
The ’42 dual ’C40 MCM is packaged in a 408-pin ceramic quad flat pack. The ’42 dual ’C40 MCM is available
in both a commercial temperature range (0°C to 70°C) and a military temperature range (–55°C to 125°C)
option.
TI is a trademark of Texas Instruments Incorporated.
2
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443