TLC5910 Datasheet, PDF (18/30 Pages) Texas Instruments – LED DRIVER

TLC5910
LED DRIVER
SLLS392 – NOVEMBER 1999
PRINCIPLES OF OPERATION
clock edge selection (continued)
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ DPOL
H
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ _L
Table 5. Valid Edge For DCLK and GSCLK
DCLK valid edge
DCLK↑
DCLK↓
Operation at XENABLE = H
Pull DCLK to low level
Pull DCLK to high level
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ _GSPOL
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ _H
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ L
GSCLK valid edge
GSCLK↑
GSCLK↓
PLL operation
Synchronize to the high level of DCLK
Synchronize to the low level of DCLK
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ _{The device supplies XPOUT and XGSOUT output terminals for the cascade operation which invert GSPOL and}
GSCLK respectively. It also supplies the BOUT output terminal as a buffered BLANK to make easy timing with
GSCLK and XGSOUT.
gray scale clock generation
When MAG<0:2> are all low, the clock input from GSCLK terminal is used as the gray scale clock with no
change, and except for this case internal PLL generates the clock for the gray scale control clock. When using
the PLL, the gray scale clock is generated by adjusting the clock having the same number of pulses as the
multiple ratio of the GSCLK reference period (when GSCLK and GSPOL are keeping the same level). Note that
the reference period is required above 40% of the GSCLK period. The ratio in this case is determined depending
on MAG 0 to MAG 2 as shown in Table 6.
When using PLL, internal PLLCLK is clocked out at the XGSOUT terminal. Therefore, this clock can be utilized
for other devices on the same print-circuit board. Note that the number of ICs connected is limited depending
on the frequency.
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ^MA_HHHHLLLL^GÁÁÁÁÁÁÁÁÁ² ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ^MA_HHHHLLLL^GÁÁÁÁÁÁÁÁÁ¹ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ^MÁÁÁÁÁÁÁÁÁ^A_HHHHLLLL^GÁÁÁÁÁÁÁÁÁ⁰ ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ^Ta₁^b₍ÁÁÁÁÁÁÁÁÁ_S^le_ign⁶ÁÁÁÁÁÁÁÁÁ_a^._l^P_to^M₂ÁÁÁÁÁÁÁÁÁ^L_22212c^U₁^L_o2114123^L_1n9+02^T₈₊ÁÁÁÁÁÁÁÁÁ^M_+t+++2r+1^I_31615o^P₆₃^u_48608l^L_(0G(((((ÁÁÁÁÁÁÁÁÁ^l₌^E₍₌₌₌₌₌^t_=2Sⁱ₂₁₄₅₁^Rp_68C0012623^AlÁÁÁÁÁÁÁÁÁ_84626L^e₎₂^T_222)4K2)^I₎₎₂^RO_)b)ÁÁÁÁÁÁÁÁÁ_y^at_G^io_SÁÁÁÁÁÁÁÁÁ_POÁÁÁÁÁÁÁÁÁ_L) ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ_(GraÁÁÁÁÁÁÁÁÁ_{y sc}ÁÁÁÁÁÁÁÁÁ_aleIncÁÁÁÁÁÁÁÁÁ_vloe^X_cPr^G_tkLeÁÁÁÁÁÁÁÁÁ^S_LidnC^O_tGeL^UÁÁÁÁÁÁÁÁÁ_rSKn^T_CaLllyÁÁÁÁÁÁÁÁÁ_KgenÁÁÁÁÁÁÁÁÁ_eratÁÁÁÁÁÁÁÁÁ_ed)ÁÁÁÁÁÁÁÁÁ
18
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265