AM3359_12 Datasheet, PDF (167/195 Pages) Texas Instruments – AM335x ARM® Cortex™-A8 Microprocessors (MPUs)

AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
www.ti.com
SPRS717B – OCTOBER 2011 – REVISED JANUARY 2012
5.4.2.3.4.2.2 CK and ADDR/CTRL Routing, One DDR3 Device
Figure 5-54 shows the CK routing for one DDR3 device. Figure 5-55 shows the corresponding
ADDR_CTRL routing.
VDDS_DDR
Rcp
Cac
A2
AT
A2
AT
Rcp
0.1 µF
=
Figure 5-54. CK Routing for One DDR3 Device
Rtt
A2
AT
Vtt
=
Figure 5-55. ADDR_CTRL Routing for One DDR3 Device
5.4.2.3.5 Data Topologies and Routing Definition
No matter the number of DDR3 devices used, the data line topology is always point to point, so its
definition is simple.
5.4.2.3.5.1 DQS[x] and DQ[x] Topologies, Any Number of Allowed DDR3 Devices
DQS[x] lines are point-to-point differential, and DQ[x] lines are point-to-point singled ended. Figure 5-56
and Figure 5-57 show these topologies.
Copyright © 2011–2012, Texas Instruments Incorporated
Peripheral Information and Timings 167
Submit Documentation Feedback
Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352