TMS320C28346 Datasheet, PDF (140/153 Pages) Texas Instruments – Delfino Microcontrollers

TMS320C28346, TMS320C28345, TMS320C28344
TMS320C28343, TMS320C28342, TMS320C28341
Delfino Microcontrollers
SPRS516 – MARCH 2009
www.ti.com
6.15.9 XHOLD and XHOLDA Timing
If the HOLD mode bit is set while XHOLD and XHOLDA are both low (external bus accesses granted), the
XHOLDA signal is forced high (at the end of the current cycle) and the external interface is taken out of
high-impedance mode.
On a reset (XRS), the HOLD mode bit is set to 0. If the XHOLD signal is active low on a system reset, the
bus and all signal strobes must be in high-impedance mode, and the XHOLDA signal is also driven active
low.
When HOLD mode is enabled and XHOLDA is active low (external bus grant active), the CPU can still
execute code from internal memory. If an access is made to the external interface, the CPU is stalled until
the XHOLD signal is removed.
An external DMA request, when granted, places the following signals in a high-impedance mode:
XA[19:0]
XD[31:0], XD[15:0]
XWE0, XWE1,
XRD
XR/W
XZCS0
XZCS6
XZCS7
All other signals not listed in this group remain in their default or functional operational modes during these
signal events.
Table 6-47. XHOLD/XHOLDA Timing Requirements^(1)(2)(3)
MIN
MAX
UNIT
t_d(HL-HiZ)
t_d(HL-HAL)
t_d(HH-HAH)
t_d(HH-BV)
Delay time, XHOLD low to Hi-Z on all address, data, and control
Delay time, XHOLD low to XHOLDA low
Delay time, XHOLD high to XHOLDA high
Delay time, XHOLD high to bus valid
4t_{c(XTIM) + tc(XCO)}
ns
4t_{c(XTIM + 2tc(XCO)}
ns
4t_c(XTIM)
ns
6t_c(XTIM)
ns
(1) When a low signal is detected on XHOLD, all pending XINTF accesses will be completed before the bus is placed in a high-impedance
state.
(2) The state of XHOLD is latched on the rising edge of XTIMCLK.
(3) After the XHOLD is detected low or high, all bus transitions and XHOLDA transitions occur with respect to the rising edge of XCLKOUT.
Thus, for this mode where XCLKOUT = 1/2 XTIMCLK, the transitions can occur up to 1 XTIMCLK cycle earlier than the maximum value
specified.
140 Electrical Specifications
Submit Documentation Feedback