TMS320C28346 Datasheet, PDF (125/153 Pages) Texas Instruments – Delfino Microcontrollers

www.ti.com
SPICLK
(clock polarity = 0)
SPICLK
(clock polarity = 1)
SPISIMO
SPISOMI
TMS320C28346, TMS320C28345, TMS320C28344
TMS320C28343, TMS320C28342, TMS320C28341
Delfino Microcontrollers
SPRS516 – MARCH 2009
1
2
3
6
7
Master Out Data Is Valid
10
11
Master In Data Must
Be Valid
Data Valid
SPISTE^(A)
A. In the master mode, SPISTE goes active 1t_c(SPC) (minimum) before valid SPI clock edge. On the trailing end of the
word, the SPISTE will go inactive 1t_c(SPC) after the receiving edge (SPICLK) of the last data bit, except that SPISTE
stays active between back-to-back transmit words in both FIFO and nonFIFO modes.
Figure 6-17. SPI Master Mode External Timing (Clock Phase = 1)
6.14.2 SPI Slave Mode Timing
Table 6-33 lists the slave mode external timing (clock phase = 0) and Table 6-34 (clock phase = 1).
Figure 6-18 and Figure 6-19 show the timing waveforms.
Table 6-33. SPI Slave Mode External Timing (Clock Phase = 0)^{(1)(2)(3)(4)(5)}
NO.
12 t_c(SPC)S
13 t_w(SPCH)S
t_w(SPCL)S
14 t_w(SPCL)S
t_w(SPCH)S
15 t_{d(SPCH-SOMI)S}
t_{d(SPCL-SOMI)S}
16 t_{v(SPCL-SOMI)S}
t_{v(SPCH-SOMI)S}
Cycle time, SPICLK
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)
Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)
Valid time, SPISOMI data valid after SPICLK low
(clock polarity = 0)
Valid time, SPISOMI data valid after SPICLK high
(clock polarity = 1)
MIN
4t_c(LCO)
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.5t_c(SPC)S - 10
0.75t_c(SPC)S
0.75t_c(SPC)S
MAX
0.5t_c(SPC)S
0.5t_c(SPC)S
0.5t_c(SPC)S
0.5t_c(SPC)S
20
20
(1) The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t_c(SPC) = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
(3) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 20-MHz MAX, slave mode receive 20-MHz MAX.
(4) t_c(LCO) = LSPCLK cycle time
(5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
Submit Documentation Feedback
Electrical Specifications 125