English
Language : 

THS1215 Datasheet, PDF (11/22 Pages) Texas Instruments – 3.3-V, 12-BIT, 15 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH POWER DOWN
THS1215
www.ti.com
SLAS292A – MARCH 2001 – REVISED MARCH 2004
PRINCIPLES OF OPERATION
ANALOG INPUT
The analog input AIN is sampled in the sample and hold unit, the output of which feeds the ADC CORE, where
the process of analog-to-digital conversion is performed against ADC reference voltages, VREFT and VREFB.
Connecting the EXTREF pin to one of two voltages, DGND or DVDD selects one of the two configurations of ADC
reference generation. The ADC reference voltages come from either the internal reference buffer or completely
external sources. Connect EXTREF to DGND for internal reference generation or to DVDD for external reference
generation.
CON0 and CON1 as described below, select the input configuration mode or place the device in power-down
state. The ADC core drives out through output buffers to the data pins D0 to D11. The output buffers can be
disabled by the OE pin.
A single, sample-rate clock (15 MHz maximum) is required at pin CLK. The analog input signal is sampled on the
rising edge of CLK, and corresponding data is output after the fifth following rising edge.
The THS1215 can operate in differential Mode 1 or differential Mode 2, controlled by the configuration pins
CON0 and CON1 as shown in Table 1. Mode 0 places the THS1215 in power-down or standby state for reduced
power consumption.
MODE
0
1
2
3
Table 1. Input Modes of Operation
CON1
0
0
1
1
CON0
0
1
0
1
MODE OF OPERATION
Device powered down
Differential mode × 1
Differential mode × 0.5
Not used
Modes 1 and 2 are shown in Figure 14.
AIN−
AIN+
4095
1V
0
MODE 1, CON[1:0] = 01
4095
AIN−
2V
AIN+
0
MODE 2, CON[1:0] = 10
Figure 14. Input Mode Configurations
The gain of the sample and hold changes with the CON1 and the CON0 inputs. Table 2 shows the gain of the
sample and hold and the levels applied at the AIN+ and AIN– analog inputs for Mode 1 and Mode 2. The
common mode level for the two analog inputs is at AVDD/2.
MODE
1
2
CON1
0
1
Table 2. Input Mode Switching
CON0
1
0
(AIN+) – (AIN-)
MIN
–1 V
-2 V
(AIN+) – (AIN-)
MAX
1V
2V
S/H GAIN
×1
×0.5
11